Table of Contents
Advertisement
RM0090
Table 44.
DMA register map and reset values (continued)
Offset
Register
DMA_S7CR
0x00B8
Reset value
DMA_S7NDTR
0x00BC
Reset value
DMA_S7PAR
0x00C0
Reset value
0
DMA_S7M0AR
0x00C4
Reset value
0
DMA_S7M1AR
0x00C8
Reset value
0
DMA_S7FCR
0x00CC
Reset value
Refer to
Reserved
0
0
0
0
0
Reserved
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 2 on page 52
for the register boundary addresses.
Doc ID 018909 Rev 4
0
0
0
0
0
0
0
0
0
0
PA[31:0]
0
0
0
0
0
0
0
0
0
M0A[31:0]
0
0
0
0
0
0
0
0
0
M1A[31:0]
0
0
0
0
0
0
0
0
0
Reserved
DMA controller (DMA)
0
0
0
0
0
0
0
0
0
NDT[15:.]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
FTH
FS[2:0]
[1:0]
0
0
0
0
1
248/1422
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32F40 Series and is the answer not in the manual?
Questions and answers