Figure 125. Counter Timing Diagram, Internal Clock Divided By N; Figure 126. Counter Timing Diagram, Update Event When Arpe=0 (Timx_Arr Not Preloaded) - ST STM32F40 Series Reference Manual

General-purpose timers (TIM2 to TIM5)

Figure 125. Counter timing diagram, internal clock divided by N

Figure 126. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not
427/1422
CK_INT
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
preloaded)
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter overflow
Update event (UEV)
Update interrupt flag (UIF)
Auto-reload register
Write a new value in TIMx_ARR
Doc ID 018909 Rev 4
1F
20
31 32 33 34 35 36 00 01 02 03 04 05 06 07
FF
RM0090
00
36