Tim2 Option Register (Tim2_Or) - ST STM32F40 Series Reference Manual

Hide thumbs Also See for STM32F40 Series:

Table of Contents

General-purpose timers (TIM2 to TIM5)

TIM2 option register (TIM2_OR)

Address offset: 0x50

Reset value: 0x0000

Bits 15:12 Reserved, must be kept at reset value.

Bits 11:10 ITR1_RMP: Internal trigger 1 remap

Set and cleared by software.

00: TIM8_TRGOUT

01: PTP trigger output is connected to TIM2_ITR1

10: OTG FS SOF is connected to the TIM2_ITR1 input

11: OTG HS SOF is connected to the TIM2_ITR1 input

Bits 9:0 Reserved, must be kept at reset value.

Doc ID 018909 Rev 4

Do you have a question about the STM32F40 Series and is the answer not in the manual?