Cryptographic processor (CRYP)
Table 93.
CRYP register map and reset values for STM32F42xxx and STM32F43xxx (continued)
Register name
Offset
reset value
CRYP_CSGCMCC
M4R
0x60
Reset value
CRYP_CSGCMCC
M5R
0x64
Reset value
CRYP_CSGCMCC
M6R
0x68
Reset value
CRYP_CSGCMCC
M7R
0x6C
Reset value
CRYP_CSGCM0R
0x70
Reset value
CRYP_CSGCM1R
0x74
Reset value
CRYP_CSGCM2R
0x78
Reset value
CRYP_CSGCM3R
0x7C
Reset value
CRYP_CSGCM4R
0x80
Reset value
CRYP_CSGCM5R
0x84
Reset value
CRYP_CSGCM6R
0x88
Reset value
CRYP_CSGCM7R
0x8C
Reset value
RRefer to
593/1422
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 2 on page 52
for the register boundary addresses.
Doc ID 018909 Rev 4
Register size
CRYP_CSGCMCCM4R
0
0
0
0
0
0
0
0
0
CRYP_CSGCMCCM5R
0
0
0
0
0
0
0
0
0
CRYP_CSGCMCCM6R
0
0
0
0
0
0
0
0
0
CRYP_CSGCMCCM7R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM0R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM1R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM2R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM3R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM4R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM5R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM6R
0
0
0
0
0
0
0
0
0
CRYP_CSGCM7R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0090
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Need help?
Do you have a question about the STM32F40 Series and is the answer not in the manual?
Questions and answers