ST STM32F40 Series Reference Manual page 697

Hide thumbs Also See for STM32F40 Series:
Table of Contents

Advertisement

Controller area network (bxCAN)
CAN mailbox data low register (CAN_TDLxR) (x=0..2)
All bits of this register are write protected when the mailbox is not in empty state.
Address offsets: 0x188, 0x198, 0x1A8
Reset value: 0xXXXX XXXX
31
30
29
rw
rw
rw
15
14
13
rw
rw
rw
Bits 31:24 DATA3[7:0]
Bits 23:16 DATA2[7:0]
Bits 15:8 DATA1[7:0]
Bits 7:0 DATA0[7:0]
CAN mailbox data high register (CAN_TDHxR) (x=0..2)
All bits of this register are write protected when the mailbox is not in empty state.
Address offsets: 0x18C, 0x19C, 0x1AC
Reset value: 0xXXXX XXXX
31
30
29
rw
rw
rw
15
14
13
rw
rw
rw
697/1422
28
27
26
25
DATA3[7:0]
rw
rw
rw
rw
12
11
10
9
DATA1[7:0]
rw
rw
rw
rw
:
Data byte 3
Data byte 3 of the message.
:
Data byte 2
Data byte 2 of the message.
:
Data byte 1
Data byte 1 of the message.
:
Data byte 0
Data byte 0 of the message.
A message can contain from 0 to 8 data bytes and starts with byte 0.
28
27
26
25
DATA7[7:0]
rw
rw
rw
rw
12
11
10
9
DATA5[7:0]
rw
rw
rw
rw
Doc ID 018909 Rev 4
24
23
22
21
rw
rw
rw
rw
8
7
6
5
rw
rw
rw
rw
24
23
22
21
rw
rw
rw
rw
8
7
6
5
rw
rw
rw
rw
20
19
18
17
DATA2[7:0]
rw
rw
rw
rw
4
3
2
1
DATA0[7:0]
rw
rw
rw
rw
20
19
18
17
DATA6[7:0]
rw
rw
rw
rw
4
3
2
1
DATA4[7:0]
rw
rw
rw
rw
RM0090
16
rw
0
rw
16
rw
0
rw

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F40 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f41 seriesStm32f42 seriesStm32f43 seriesRm0090

Table of Contents

Save PDF