I 2 C Own Address Register 1 (I2C_Oar1); I 2 C Own Address Register 2 (I2C_Oar2) - ST STM32F40 Series Reference Manual

RM0090
2
25.6.3 I C Own address register 1 (I2C_OAR1)
Address offset: 0x08
Reset value: 0x0000
15 14 13 12
ADD
MODE
Reserved
rw
Bit 15 ADDMODE Addressing mode (slave mode)
0: 7-bit slave address (10-bit address not acknowledged)
1: 10-bit slave address (7-bit address not acknowledged)
Bit 14 Should always be kept at 1 by software.
Bits 13:10 Reserved, must be kept at reset value
Bits 9:8 ADD[9:8]: Interface address
7-bit addressing mode: don't care
10-bit addressing mode: bits9:8 of address
Bits 7:1 ADD[7:1]: Interface address
bits 7:1 of address
Bit 0 ADD0: Interface address
7-bit addressing mode: don't care
10-bit addressing mode: bit 0 of address
2
25.6.4 I C Own address register 2 (I2C_OAR2)
Address offset: 0x0C
Reset value: 0x0000
15 14 13 12
Reserved
Bits 15:8 Reserved, must be kept at reset value
Bits 7:1 ADD2[7:1]: Interface address
bits 7:1 of address in dual addressing mode
Bit 0 ENDUAL: Dual addressing mode enable
0: Only OAR1 is recognized in 7-bit addressing mode
1: Both OAR1 and OAR2 are recognized in 7-bit addressing mode
11 10 9 8
ADD[9:8]
rw rw
11 10 9 8
Doc ID 018909 Rev 4
Inter-integrated circuit (I
7 6 5
ADD[7:1]
rw rw rw rw
7 6 5 4
ADD2[7:1]
rw rw rw rw
2
C) interface
4 3 2 1
rw rw rw
3 2 1
rw rw rw
0
ADD0
rw
0
ENDUAL
rw
732/1422