ST STM32F40 Series Reference Manual page 729

Inter-integrated circuit (I
Bit 11 POS: Acknowledge/PEC Position (for data reception)
Note: The POS bit must be used only in 2-byte reception configuration in master mode. It
Bit 10 ACK: Acknowledge enable
Bit 9 STOP: Stop generation
Bit 8 START: Start generation
Bit 7 NOSTRETCH: Clock stretching disable (Slave mode)
Bit 6 ENGC: General call enable
Bit 5 ENPEC: PEC enable
Bit 4 ENARP: ARP enable
729/1422
2
C) interface
This bit is set and cleared by software and cleared by hardware when PE=0.
0: ACK bit controls the (N)ACK of the current byte being received in the shift register. The
PEC bit indicates that current byte in shift register is a PEC.
1: ACK bit controls the (N)ACK of the next byte which will be received in the shift register.
The PEC bit indicates that the next byte in the shift register is a PEC
must be configured before data reception starts, as described in the 2-byte reception
procedure recommended in
This bit is set and cleared by software and cleared by hardware when PE=0.
0: No acknowledge returned
1: Acknowledge returned after a byte is received (matched address or data)
The bit is set and cleared by software, cleared by hardware when a Stop condition is
detected, set by hardware when a timeout error is detected.
In Master Mode:
0: No Stop generation.
1: Stop generation after the current byte transfer or after the current Start condition is sent.
In Slave mode:
0: No Stop generation.
1: Release the SCL and SDA lines after the current byte transfer.
This bit is set and cleared by software and cleared by hardware when start is sent or PE=0.
In Master Mode:
0: No Start generation
1: Repeated start generation
In Slave mode:
0: No Start generation
1: Start generation when the bus is free
This bit is used to disable clock stretching in slave mode when ADDR or BTF flag is set, until
it is reset by software.
0: Clock stretching enabled
1: Clock stretching disabled
0: General call disabled. Address 00h is NACKed.
1: General call enabled. Address 00h is ACKed.
0: PEC calculation disabled
1: PEC calculation enabled
0: ARP disable
1: ARP enable
SMBus Device default address recognized if SMBTYPE=0
SMBus Host address recognized if SMBTYPE=1
Doc ID 018909 Rev 4
Section : Master receiver on page
RM0090
717.