Cryp Initialization Vector Registers (Cryp_Iv0 - ST STM32F40 Series Reference Manual

Hide thumbs Also See for STM32F40 Series:
Table of Contents

Advertisement

RM0090
CRYP_K3RR (address offset: 0x3C)
31
30
29
k3.33
k3.34
k3.35
k3.36
b31
b30
b29
w
w
w
15
14
13
k3.49
k3.50
k3.51
k3.52
b15
b14
b13
w
w
w
Note:
Write accesses to these registers are disregarded when the cryptographic processor is busy
(bit BUSY = 1 in the CRYP_SR register).
20.6.11
CRYP initialization vector registers (CRYP_IV0...1(L/R)R)
Address offset: 0x40 to 0x4C
Reset value: 0x0000 0000
The CRYP_IV0...1(L/R)R are the left-word and right-word registers for the initialization
vector (64 bits for DES/TDES and 128 bits for AES) and are used in the CBC (Cipher block
chaining) and Counter (CTR) modes. After each computation round of the TDES or AES
Core, the CRYP_IV0...1(L/R)R registers are updated as described in
TDES Cipher block chaining (DES/TDES-CBC) mode on page
block chaining (AES-CBC) mode on page 558
mode on page
IV0 is the leftmost bit whereas IV63 (DES, TDES) or IV127 (AES) are the rightmost bits of
the initialization vector. IV1(L/R)R is used only in the AES.
CRYP_IV0LR (address offset: 0x40)
31
30
29
IV0
IV1
IV2
rw
rw
rw
15
14
13
IV16
IV17
IV18
IV19
rw
rw
rw
CRYP_IV0RR (address offset: 0x44)
31
30
29
IV32
IV33
IV34
IV35
rw
rw
rw
15
14
13
IV48
IV49
IV50
IV51
rw
rw
rw
28
27
26
25
k3.37
k3.38
k3.39
b28
b27
b26
b25
w
w
w
w
12
11
10
9
k3.53
k3.54
k3.55
b12
b11
b10
b9
w
w
w
w
560.
28
27
26
25
IV3
IV4
IV5
IV6
rw
rw
rw
rw
12
11
10
9
IV20
IV21
IV22
rw
rw
rw
rw
28
27
26
25
IV36
IV37
IV38
rw
rw
rw
rw
12
11
10
9
IV52
IV53
IV54
rw
rw
rw
rw
Doc ID 018909 Rev 4
24
23
22
21
k3.40
k3.41
k3.42
k3.43
b24
b23
b22
b21
w
w
w
w
8
7
6
5
k3.56
k3.57
k3.58
k3.59
b8
b7
b6
b5
w
w
w
w
and
Section : AES counter mode (AES-CTR)
24
23
22
21
IV7
IV8
IV9
IV10
rw
rw
rw
rw
8
7
6
5
IV23
IV24
IV25
IV26
rw
rw
rw
rw
24
23
22
21
IV39
IV40
IV41
IV42
rw
rw
rw
rw
8
7
6
5
IV55
IV56
IV57
IV58
rw
rw
rw
rw
Cryptographic processor (CRYP)
20
19
18
k3.44
k3.45
k3.46
b20
b19
b18
w
w
w
4
3
2
k3.60
k3.61
k3.62
b4
b3
b2
w
w
w
Section : DES and
554,
Section : AES Cipher
20
19
18
IV11
IV12
IV13
rw
rw
rw
4
3
2
IV27
IV28
IV29
rw
rw
rw
20
19
18
IV43
IV44
IV45
rw
rw
rw
4
3
2
IV59
IV60
IV61
rw
rw
rw
17
16
k3.47
k3.48
b17
b16
w
w
1
0
k3.63
k3.64
b1
b0
w
w
17
16
IV14
IV15
rw
rw
1
0
IV30
IV31
rw
rw
17
16
IV46
IV47
rw
rw
1
0
IV62
IV63
rw
rw
588/1422

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F40 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32f41 seriesStm32f42 seriesStm32f43 seriesRm0090

Table of Contents

Save PDF