Figure 128. Counter Timing Diagram, Internal Clock Divided By 1; Figure 129. Counter Timing Diagram, Internal Clock Divided By 2; Figure 130. Counter Timing Diagram, Internal Clock Divided By 4 - ST STM32F40 Series Reference Manual

General-purpose timers (TIM2 to TIM5)

Figure 128. Counter timing diagram, internal clock divided by 1

Figure 129. Counter timing diagram, internal clock divided by 2

Figure 130. Counter timing diagram, internal clock divided by 4

429/1422
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter underflow (cnt_udf)
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter underflow
Update event (UEV)
Update interrupt flag (UIF)
CK_INT
CNT_EN
Timer clock = CK_CNT
Counter register
Counter underflow
Update event (UEV)
Update interrupt flag (UIF)
Doc ID 018909 Rev 4
05 04 03 02 01 00 36 35 34 33 32 31 30 2F
0002 0001 0000 0036 0035 0034 0033
0001 0000
RM0090
0036 0035