Features Of The Spi Controller - Altera cyclone V Technical Reference

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

2016.10.28
cv_5v4
Subscribe
The hard processor system (HPS) provides two serial peripheral interface (SPI) masters and two SPI slaves.
The SPI masters and slaves are instances of the Synopsys
(SSI) controller (DW_apb_ssi). †

Features of the SPI Controller

The SPI controller has the following features: †
• Serial master and serial slave controllers – Enable serial communication with serial-master or
serial-slave peripheral devices. †
• Serial interface operation – Programmable choice of the following protocols:
• Motorola SPI protocol
• Texas Instruments Synchronous Serial Protocol
• National Semiconductor Microwire
• DMA controller interface integrated with HPS DMA controller
• SPI master supports received serial data bit (RXD) sample delay
• Transmit and receive FIFO buffers are 256 words deep
• SPI master supports up to four slave selects
• Programmable master serial bit rate
• Programmable data item size of 4 to 16 bits
• Support for Multi-master mode through the FPGA logic
Portions
2016 Synopsys, Inc. Used with permission. All rights reserved. Synopsys & DesignWare are
(62)
©
registered trademarks of Synopsys, Inc. All documentation is provided "as is" and without any warranty.
Synopsys expressly disclaims any and all warranties, express, implied, or otherwise, including the implied
warranties of merchantability, fitness for a particular purpose, and non-infringement, and any warranties
arising out of a course of dealing or usage of trade.
†Paragraphs marked with the dagger (†) symbol are Synopsys Proprietary. Used with permission.
2016 Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Megacore, NIOS, Quartus and Stratix words and logos
©
are trademarks of Intel Corporation in the US and/or other countries. Other marks and brands may be claimed as the property of others. Intel warrants
performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make
changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of
device specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
(62)
SPI Controller
DesignWare
Synchronous Serial Interface
®
®
19
ISO
9001:2008
Registered

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents