Altera cyclone V Technical Reference page 2775

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
21
stall
20
snp
19:18
eptype
USB 2.0 OTG Controller
Send Feedback
Name
Applies to non-control, non-isochronous IN and
OUT endpoints only. The application sets this bit to
stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global
OUT NAK is set along with this bit, the STALL bit
takes priority. Only the application can clear this bit,
never the core. Applies to control endpoints only. The
application can only set this bit, and the core clears it,
when a SETUP token is received for this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global
OUT NAK is set along with this bit, the STALL bit
takes priority. Irrespective of this bit's setting, the core
always responds to SETUP data packets with an ACK
handshake.
Value
0x0
0x1
Applies to OUT endpoints only. This bit configures
the endpoint to Snoop mode. In Snoop mode, the
core does not check the correctness of OUT packets
before transferring them to application memory.
Value
0x0
0x1
This is the transfer type supported by this logical
endpoint.
Value
0x0
0x1
0x2
0x3
Description
Description
STALL All Tokens not active
STALL All Tokens active
Description
Disable Snoop Mode
Enable Snoop Mode
Description
Control
Isochronous
Bulk
Interrupt
18-685
doepctl4
Access
Reset
RO
0x0
RW
0x0
RW
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the cyclone V and is the answer not in the manual?

Table of Contents

Save PDF