Cirrus Logic EP93 Series User Manual page 805

Arm 9 embedded processor family
Table of Contents

Advertisement

Bit Descriptions:
RSVD:
PxINTDB:
RawIntStsX
31
30
29
28
15
14
13
12
RSVD
Address:
RawIntStsA: 0x8084_00A4 - Read Only
RawIntStsB: 0x8084_00C0 - Read Only
RawIntStsF: 0x8084_0060 - Read Only
Definition:
Each bit in the register reports whether an interrupt would be signalled if the interrupt were
enabled for the corresponding port; a set bit indicates that an interrupt would be signalled.
The value reported is unaffected by whether interrupts are enabled or disabled. How a bit is
set depends on the interrupt type. If the interrupt is level sensitive active high, it reflects the
pin value. If level sensitive active low, it reflects the inverse of the pin value. If the interrupt is
edge triggered, the bit latches a one whenever the proper level change occurs. How a bit is
cleared also depends on the interrupt type. When an interrupt is level sensitive, it is cleared
when not asserted. When edge triggered, it is cleared by writing the corresponding bit in
GPIOxEOI. Note that the value of a bit is a debounced value if debouncing is enabled.
Bit Descriptions:
RSVD:
PxINTRS:
IntStsX
31
30
29
28
15
14
13
12
RSVD
Address:
DS785UM1
Reserved. Unknown During Read.
Interrupt debounce enable.
27
26
25
24
RSVD
11
10
9
8
Reserved. Unknown During Read.
Raw Interrupt Status.
27
26
25
24
RSVD
11
10
9
8
Copyright 2007 Cirrus Logic
23
22
21
20
7
6
5
4
PxINTRS
23
22
21
20
7
6
5
4
PxINTS
GPIO Interface
EP93xx User's Guide
19
18
17
16
3
2
1
0
19
18
17
16
3
2
1
0
28-15
28

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the EP93 Series and is the answer not in the manual?

This manual is also suitable for:

Ep9315Ep9301Ep9302Ep9307Ep9312

Table of Contents