Cirrus Logic EP93 Series User Manual page 255

Arm 9 embedded processor family
Table of Contents

Advertisement

RATE:
LUT Registers
GrySclLUTR,
GrySclLUTG,
GrySclLUTB
31
30
29
28
15
14
13
12
Address:
GrySclLUTR - 0x8003_0080 through 0x8003_00FC
GrySclLUTG - 0x8003_0280 through 0x8003_02FC
GrySclLUTB - 0x8003_0300 through 0x8003_037C
Default:
0x0000_FFFF in offset locations 0x7, 0x15, 0x23, and 0x31
0x0000_0000 in all other locations
Definition: Grayscale Look-Up-Tables
Bit Descriptions:
RSVD:
FRAME:
DS785UM1
Raster Engine With Analog/LCD Integrated Timing and Interface
When EN = '0' and the 2-bit cursor pixel fetched from
SDRAM is '10',
cursor image.
When EN = '0' and the 2-bit cursor pixel fetched from
SDRAM is '11',
cursor image.
Rate - Read/Write
When EN = '1', the Rate value written to this field specifies
the number of video frames that will occur before switching
between CursorColor1 or CursorColor2, and
CursorBlinkColor1 or CursorBlinkColor2, respectively.
An on/off cursor blink cycle is controlled by the equation:
Blink Cycle =
27
26
25
24
RSVD
11
10
9
8
D
Reserved - Unknown during read
Frame Counter Selection - Read/Write
Copyright 2007 Cirrus Logic
CursorColor1,
is used for the non-blinking
CursorColor1,
is used for the non-blinking
2 x (1/VCLK) x HClkTotal.Total x
VLinesTotal.Total x (255 - RATE)
23
22
21
20
7
6
5
4
EP93xx User's Guide
19
18
17
16
FRAME
VERT
HORZ
3
2
1
0
7-73
7

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the EP93 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Ep9315Ep9301Ep9302Ep9307Ep9312

Table of Contents