Universal Serial Bus Host Controller
EP93xx User's Guide
11
USBCfgCtrl
31
30
15
14
Address:
Default:
Definition:
Bit Descriptions:
11-36
OCIC:
PRSC:
29
28
27
26
13
12
11
10
RSVD
0x8002_0080 - Read/Write
0x0000_0000
Used to implement some input signals to USB host controller for configuration
through software.
RSVD:
TPOC:
TRCS:
Copyright 2007 Cirrus Logic
PortOverCurrentIndicatorChange. This bit is valid only if
overcurrent conditions are reported on a per-port basis.
This bit is set when Root Hub changes the
PortOverCurrentIndicator bit. The HCD writes a "1" to
clear this bit. Writing a "0" has no effect.
0 = no change in PortOverCurrentIndicator
1 = PortOverCurrentIndicator has changed
PortResetStatusChange. This bit is set at the end of the
10 ms port reset signal. The HCD writes a "1" to clear this
bit. Writing a "0" has no effect.
0 = port reset is not complete
1 = port reset is complete
25
24
23
22
RSVD
9
8
7
6
Reserved. Unknown During Read.
When asserted by software, the corresponding port will
enter DISCONNECT state. These bits must be cleared
before the ports can be reused.
Inverted internally and sent out as APP_CntSelN signal to
uhostc_top. Internally known as TicRegCntSel.
APP_CntSelN is used for selecting the counter value for
either simulation or real-time for the 1 ms frame duration
used internally. It should be usually set to "0". Setting it to
"1" will cause the internal counter count to be a partial full
count.
21
20
19
18
5
4
3
2
TRCS
TPOC
17
16
1
0
RSVD
DS785UM1
Need help?
Do you have a question about the EP93 Series and is the answer not in the manual?