Samsung S5PC100 User Manual page 488

Table of Contents

Advertisement

S5PC100 USER'S MANUAL (REV1.0)
7.13 ECC0/1 ERROR STATUS REGISTER (NFECCERR1, R, 0XE720_0030)
If ECCType is 1bit ECC
NFECCERR1
Reserved
[31:25]
ECC1SDataAddr
[24:21]
ECC1SBitAddr
[20:18]
ECC1DataAddr
[17:7]
ECC1BitAddr
ECC1SprErrNo
ECC1MainErrNo
NOTE: The above values are valid if both ECC register and ECC status register have valid value.
If ECCType is 4bit ECC
NFECCERR1
Reserved
[31:26]
MLCErrLocation4
[25:16]
Reserved
[15:10]
MLCErrLocation3
NOTE: These values are updated if ECCDecodeDone (NFSTAT[6]) is set ('1').
Bit
Reserved
In spare area, Indicates which number data has error
In spare area, Indicates which bit has error
In main data area, Indicates which number data has error
[6:4]
In main data area, Indicates which bit has error
Indicates whether spare area bit fail error occurred
00 = No Error
[3:2]
01 = 1-bit error(correctable)
10 = Multiple error
11 = ECC area error
Indicates whether main data area bit fail error occurred
00 = No Error
[1:0]
01 = 1-bit error(correctable)
10 = Multiple error
11 = ECC area error
Bit
Reserved
Error byte location of 4
Reserved
[9:0]
Error byte location of 3
Description
Description
th
bit error
rd
bit error
NAND FLASH CONTROLLER
Reset Value
0x00
0000
000
0x000
000
00
00
Reset Value
0x00
0x00
0x00
0x000
5.4-23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents