Samsung S5PC100 User Manual page 987

SD/MMC CONTROLLER
9.17 NORMAL INTERRUPT STATUS REGISTER
Normal Interrupt Status Register
•
NORINTSTS0, ROC/RW1C, Address = 0xED80_0030
•
NORINTSTS1, ROC/RW1C, Address = 0xED90_0030
•
NORINTSTS2, ROC/RW1C, Address = 0xEDA0_0030
The Normal Interrupt Status Enable affects reads of this register, but Normal Interrupt Signal Enable does not
affect these reads. An interrupt is generated if the Normal Interrupt Signal Enable is enabled and at least one of
the status bits is set to 1. For all bits except Card Interrupt and Error Interrupt, writing 1 to a bit clears it; writing 0
keeps the bit unchanged. More than one status is cleared with a single register write. The Card Interrupt is
cleared if the card stops asserting the interrupt; that is, if the Card Driver services the interrupt condition.
NORINTSTS Bit
STAERR [15]
STAFIA3 [14]
STAFIA2 [13]
STAFIA1 [12]
STAFIA0 [11]
STARWAIT [10]
8.12-52
Error Interrupt
If any of the bits in the Error Interrupt Status register are set, then this
bit is set. Therefore the Host Driver checks this bit first to efficiently
tests for an error. This bit is read only. (ROC)
'0' = No Error
'1' = Error
FIFO SD Address Pointer Interrupt 3 Status (RW1C)
'0' = Occurred
'1' = Not Occurred
If the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 3 values, this status bit is asserted.
FIFO SD Address Pointer Interrupt 2 Status (RW1C)
'0' = Occurred
'1' = Not Occurred
If the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 2 values, this status bit is asserted.
FIFO SD Address Pointer Interrupt 1 Status (RW1C)
'0' = Occurred
'1' = Not Occurred
If the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 1 value, this status bit is asserted.
FIFO SD Address Pointer Interrupt 0 Status (RW1C)
'0' = Occurred
'1' = Not Occurred
If the FIFO Address of the SD clock side reaches the FIFO Interrupt
Address register 0 value, this status bit is asserted.
Read Wait Interrupt Status (RW1C)
'0' = Read Wait Interrupt Not Occurred
'1' = Read Wait Interrupt Occurred
Note: After checking response for the suspend command, release
Description
S5PC100 USER'S MANUAL (REV1.0)
Reset Value
0
0
0
0
0
0