Samsung S5PC100 User Manual page 124

Table of Contents

Advertisement

PAD CONTROL
5.5.65
Non wake-up Interrupt 4 Mask Register (NWU_INT4_MASK, R/W, Address = 0xE030_0910)
Field
Reserved
NWU_INT4_MASK[n]
5.5.66
Non wake-up Interrupt 5 Mask Register (NWU_INT5_MASK, R/W, Address = 0xE030_0914)
Field
Reserved
NWU_INT5_MASK[n]
5.5.67
Non wake-up Interrupt 6 Mask Register (NWU_INT6_MASK, R/W, Address = 0xE030_0918)
Field
Reserved
NWU_INT6_MASK[n]
5.5.68
Non wake-up Interrupt 7 Mask Register (NWU_INT7_MASK, R/W, Address = 0xE030_091C)
Field
Reserved
NWU_INT7_MASK[n]
5.5.69
Non wake-up Interrupt 8 Mask Register (NWU_INT8_MASK, R/W, Address = 0xE030_0920)
Field
Reserved
NWU_INT8_MASK[n]
5.5.70
Non wake-up Interrupt 9 Mask Register (NWU_INT9_MASK, R/W, Address = 0xE030_0924)
Field
Reserved
NWU_INT9_MASK[n]
5.5.71
Non wake-up Interrupt 10 Mask Register (NWU_INT10_MASK, R/W, Address = 0xE030_0928)
Field
Reserved
NWU_INT10_MASK[n]
2.2-72
Bit
[31:7]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,6)
Bit
[31:8]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,7)
Bit
[31:6]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,5)
Bit
[31:8]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,7)
Bit
[31:8]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,7)
Bit
[31:8]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,7)
Bit
[31:4]
Reserved
[n]
0 = Enabled, 1 = Masked (n=0,..,3)
S5PC100 USER'S MANUAL (REV1.0)
Description
Description
Description
Description
Description
Description
Description
Reset Value
0
1
Reset Value
0
1
Reset Value
0
1
Reset Value
0
1
Reset Value
0
1
Reset Value
0
1
Reset Value
0
1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents