Samsung S5PC100 User Manual page 258

Table of Contents

Advertisement

S5PC100 USER'S MANUAL (REV1.0)
10.2.5 CorTex-A8 CLAMP Stable Counter (CLAMP_STABLE, R/W, Address = 0xE010_8114)
CLAMP_STABLE
Reserved
Reserved
CLAMP_OFF_VALUE
Reserved
Reserved
CLAMP_ON_VALUE
CLAMP_STABLE is used for control timing between CLAMP_ON/OFF and POWER_ON/OFF in Core, L2Cache,
ETM, and NEON of Cortex-A8 in DEEP-IDLE, DEEP-STOP, and SLEEP mode. Before entering above power
down modes, you should set the recommended values in both CLAMP_OFF_VALUE and CLAMP_ON_VALUE.
10.3 MISCELLANEOUS CONTROL REGISTER
10.3.1 Miscellaneous Control Register (OTHERS, R/W, Address = 0xE010_8200)
OTHERS
IO_RET_RELEASE
EPLL_RET_RELEASE
Bit
[31:28]
Reserved
[27:26]
Reserved
Clamp off counter value. This value is used in power-up
sequence. This field is set to as follows:
[25:16]
(CLAMP_OFF_VALUE x oscillator_period (XTI) > 33us)
[15:12]
Reserved
[11:10]
Reserved
Clamp on counter value. This value is used in power-down
sequence.
[9:0]
Note: You should set this field to 0x1 before entering any
power down modes.
Bit
IO_RET_RELEASE. IO_RET is retention control
signal to I/O pad except SDMMC I/O. SDMMC I/O
should be controlled separately (Refer to
SDMMC_IO_RET_RELEASE[22] field in OTHERS
register)
Set this bit to 1 to release IO_RET. After IO_RET is
released, this bit will be cleared to 0.
Usage: After wakeup from DEEP-IDLE (Top domain
[31]
off), DEEP-STOP (Top domain off) and SLEEP
mode, you should first set GPIO configurations as
the same ones before those power down mode
since GPIO configurations are not kept in those
power down mode. Then, you should set this bit to 1
so that I/O pads is used normally.
0 = auto clear by h/w,
1 = de-assert RET_EN1 and RET_LPA
EPLL_RET_RELEASE. EPLL_RET is retention
control signal to EPLL.
Set this bit to 1 to release EPLL_RET. After
EPLL_RET is released, this bit will be cleared to 0.
[30]
Usage: After wakeup from DEEP-IDLE / DEEP-
STOP (Top domain off), you should first set PLL
configurations as the same ones before those
power down mode since PLL configurations are not
Description
Description
Power Management
Reset Value
0x0
00
0x3FF
0x0
00
0x3FF
Reset Value
0
0
2.4-59

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents