Samsung S5PC100 User Manual page 531

Table of Contents

Advertisement

CF CONTROLLER
5.2.8 ATA Status Register (ATA_STATUS, R, Address = 0xE780_1904)
Bit
ATA_STATUS
Reserved
[31:6]
atadev_cblid
[5]
atadev_irq
[4]
atadev_iordy
[3]
atadev_dmareq
[2]
xfr_state
[1:0]
5.5-36
Reserved
ATAPI cable identification
ATAPI interrupt signal line
ATAPI iordy signal line
ATAPI dmareq signal line
Transfer state
2'b00 = Idle state
2'b01 = Transfer state
2'b10 = Abort state
2'b11 = Wait for completion state
Description
S5PC100 USER'S MANUAL (REV1.0)
R/W
Reset Value
R
R
R
R
R
R
0x0
0x0
0x0
0x1
0x0
0x0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents