Samsung S5PC100 User Manual page 400

S5PC100 USER'S MANUAL (REV1.0)
4.2 DETAILED DESCRIPTION
4.2.1 Controller Control Register (ConControl, R/W, Address=0xE600_0000)
CONCONTROL
Reserved [31:28]
timeout_cnt [27:16]
rd_fetch [15:12]
Reserved
dq_swap
chip1_empty
chip0_empty
drv_en
Bit
Should be zero
Default Timeout Cycles
0xn = n aclk cycles (aclk: AXI clock)
This counter prevents transactions in command queue from
starvation. This counter starts if a new AXI transaction comes
into a queue. If the counter becomes zero, the corresponding
transaction becomes the highest priority command of all the
transactions in the command queue. This is a default timeout
counter and overridden by the QoS counter if the ARID
matched with the QoS ID comes into the command queue.
Refer to "Section 2.5 Quality of Service".
Read Data Fetch Cycles
0xn = n mclk cycles (mclk: Memory clock)
This register is for the unpredictable latency of read data
coming from memory devices by tDQSCK variation or the
board flying time. The read fetch delay of PHY read FIFO
must be controlled by this parameter. The controller will fetch
read data from PHY after read_latency + n mclk cycles. Refer
to "Section 2.56 Read Data Capture".
[11] Should be zero
DQ Swap
0x0 = Disable,
[10] 0x1 = Enable,
If enabled, the controller reverses the bit order of memory data
pins. (For example, DQ[31] <-> DQ[0], DQ[30] <-> DQ[1])
Command Queue Status of Chip1
0x0 = Not Empty,
[9] 0x1 = Empty
There is no AXI transaction corresponding to chip1 memory in
the command queue entries
Command Queue Status of Chip0
0x0 = Not Empty,
[8] 0x1 = Empty
There is no AXI transaction corresponding to chip0 memory in
the command queue entries
PHY Driving
0x0 = Disable,
0x1 = Enable
[7]
During the high-Z state of the memory bidirectional pins, PHY
drives these pins with the zeros or pull down these pins for
preventing current leakage. Set PhyControl1.drv_type
register to select driving type.
Description
DRAM CONTROLLER
Reset
R/W
Value
0x0
R/W 0xFFF
R/W 0x1
0x0
R/W 0x0
R 0x1
R 0x1
R/W 0x0
5.1-17