How To Implement Pcs Direct Transceiver Configuration Rule - Intel Arria 10 User Manual

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

Table 223.
Valid Permutations for GT and GX Channel Configuration in Transceiver Bank
GXBL1G for Channels 0, 1, and 2
GT Transceiver Channel
Ch2
Ch1
Ch0
Notes on grouping channels Ch0, Ch1, and Ch2:
If channels 0 and 1 are configured as GT channels, channel 2 is unusable
(Configuration A).
If either channel 0 or 1 is configured as a GT channel, the remaining channels are
unusable (Configurations B and C).
If channels 0 and 1 are not configured as GT channels, this grouping can be all
configured as GX channels (Configuration D).
If either channel 0 or 1 is used as a GT channel, then the ATX PLL adjacent to
channel 0 and 1 must be reserved for GT channel configurations.
Table 224.
Valid Permutations for GT and GX Channel Configuration in Transceiver Banks
GXBL1E and GXBL1H for Channels 3, 4, and 5
GT Transceiver Channel
Ch5
Ch4
Ch3
Notes on grouping channels Ch3, Ch4, and Ch5:
If channels 3 and 4 are configured as GT channels, channel 5 is unusable
(Configuration A).
If either channel 3 or 4 is configured as a GT channel, the remaining channels are
unusable (Configurations B and C).
If channels 3 and 4 are not configured as GT channels, this grouping can be all
configured as GX channels (Configuration D).
If either channel 3 or 4 is used as a GT channel, then the ATX PLL adjacent to
channel 3 and 4 must be reserved for GT channel configurations.

2.9.4. How to Implement PCS Direct Transceiver Configuration Rule

You should be familiar with PCS Direct architecture, PMA architecture, PLL
architecture, and the reset controller before implementing PCS Direct Transceiver
Configuration Rule.
1. Open the IP Catalog and select Arria 10 Transceiver Native PHY IP. Refer to
Select and Instantiate the PHY IP Core
2. Select PCS Direct from the Transceiver configuration rules list located under
Datapath Options.
3. Configure your Native PHY IP.
4. Click Generate to generate the Native PHY IP (this is your RTL file).
®
®
Intel
Arria
10 Transceiver PHY User Guide
324
Configuration A
Configuration B
Unusable
Unusable
GT
GT
Unusable
Configuration A
Configuration B
Unusable
Unusable
GT
GT
Unusable
2. Implementing Protocols in Arria 10 Transceivers
Configuration C
Unusable
GT
Unusable
GT
Configuration C
Unusable
GT
Unusable
GT
on page 33 for detailed steps.
UG-01143 | 2018.06.15
Configuration D
GX
GX
GX
Configuration D
GX
GX
GX

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents