Intel Arria 10 User Manual page 438

Figure 216. Transceiver PHY Reset Controller IP Core Top-Level Signals
Generating the IP core creates signals and ports based on your parameter settings.
PLL and
Calibration
Status
PLL
Control
Clock
and Reset
Note:
(1) n=1 for pll_select signal width when a single TX reset sequence is used for all channels.
Note: PLL control is available when you enable the Expose Port parameter.
Table 248. Top-Level Signals
This table describes the signals in the above figure in the order that they are shown in the figure.
Signal Name
pll_locked[<p>-1:0]
pll_select[<p*n>-1:0]
tx_cal_busy[<n> -1:0]
rx_cal_busy[<n> -1:0]
rx_is_lockedtodata[<n
>-1:0]
tx_manual[<n>-1:0]
® ®
Intel Arria 10 Transceiver PHY User Guide
438
Transceiver PHY Reset Controller Top-Level Signals
pll_locked[<p>–1:0]
pll_select[<p*n>–1:0] (1)
tx_cal_busy[<n>–1:0]
rx_cal_busy[<n>–1:0]
rx_is_lockedtodata[<n>–1:0]
tx_manual[<n>–1:0]
rx_manual[<n>–1:0]
clock
reset
Direction Clock Domain
Input Asynchronous
Input Synchronous to the
Transceiver PHY Reset
Controller input clock.
Set to zero when not
using multiple PLLs.
Input Asynchronous
Input Asynchronous
Input Synchronous to CDR
Input Asynchronous
4. Resetting Transceiver Channels
tx_digitalreset[<n>–1:0]
tx_analogreset[<n>–1:0]
tx_ready[<n>–1:0]
rx_digitalreset[<n>–1:0]
rx_analogreset[<n>–1:0]
rx_ready[<n>–1:0]
pll_powerdown[<p>–1:0]
Description
Provides the PLL locked status input from each PLL.
When asserted, indicates that the TX PLL is locked.
When deasserted, the PLL is not locked. There is one
signal per PLL.
When you select Use separate TX reset per
channel, this bus provides enough inputs to specify an
index for each signal to listen to for each
pll_locked
channel. When Use separate TX reset per channel
is disabled, the
pll_select
channels.
n=1 when a single TX reset sequence is used for all
channels.
This is the calibration status signal that results from
the logical OR of
pll_cal_busy
signals. The signal goes high when either the TX PLL or
Transceiver PHY initial calibration is active. It is not
asserted if you manually re-trigger the calibration IP.
The signal goes low when calibration is completed. This
signal gates the TX reset sequence. The width of this
signals depends on the number of TX channels.
This is calibration status signal from the Transceiver
PHY IP core. When asserted, the initial calibration is
active. When deasserted, calibration has completed.
This signal gates the RX reset sequence. The width of
this signals depends on the number of RX channels.
Provides the
rx_is_lockedtodata
RX CDR. When asserted, indicates that a particular RX
CDR is ready to receive input data. If you do not
choose separate controls for the RX channels, these
inputs are ANDed together internally to provide a
single status signal.
This optional signal places
tx_digitalreset
controller under automatic or manual control. When
asserted, the associated
tx_digitalreset
UG-01143 | 2018.06.15
TX and RX
Resets and Status
PLL Powerdown
signal is used for all
and
tx_cal_busy
status from each
controller
continued...