Intel Arria 10 User Manual page 188

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

Word
Bit
R/W
Addr
3
RO
4
RO
5
RO
6
RO
7
RO
0x4D3
9:0
RW
19:10
RW
29:20
RW
0x4D4
5:0
RO or
RW
®
®
Intel
Arria
10 Transceiver PHY User Guide
188
Name
When set to 1, a training failure has been detected. When set to
Link Training
0, a training failure has not been detected. For more information,
failure
refer to the state variable training_failure as defined in Clause
72.6.10.3.1 and bit 10GBASE_KR PMD status register bit
(1.151.3) of IEEE 802.3ap-2007.
When set to 1, excessive errors occurred during Link Training.
Link Training Error
When set to 0, the BER is acceptable.
When set to 1, indicates a frame lock was lost during Link
Link Training Frame
Training. If the tap settings specified by the fields of 0x4D5 are
lock Error
the same as the initial parameter value, the frame lock error was
unrecoverable.
Frame lock not detected at some point during RXEQ, possibly
RXEQ Frame Lock
triggering conditional RXEQ mode.
Loss
Could not determine the best CTLE due to maximum BER limit at
CTLE Fine-grained
each step in the fine-grained tuning mode.
Tuning Error
Specifies the number of training frames to examine for bit errors
ber_time_frames
on the link for each step of the equalization settings. Used only
when
defined:
The default value for simulation is 2'b11. The default value for
hardware is 0.
Specifies the number of thousands of training frames to examine
ber_time_k_frames
for bit errors on the link for each step of the equalization settings.
Set
following values:
The default value for simulation is 0. The default value for
hardware is 0x415.
Specifies the number of millions of training frames to examine for
ber_time_m_frames
bit errors on the link for each step of the equalization settings.
Set ber_time_k_frames = 4'd1000 = 0x43E8 for time/bits to
match the following values:
Reflects the contents of the first 16-bit word of the training frame
LD coefficient
sent from the local device control channel. Normally, the bits in
update[5:0]
this register are read-only; however, when you override training
by setting the
become writable. The following fields are defined:
2. Implementing Protocols in Arria 10 Transceivers
Description
is 0. The following values are
ber_time_k_frames
3
A value of 2 is about 10
bytes
4
A value of 20 is about 10
bytes
5
A value of 200 is about 10
bytes
for time/bits to match the
ber_time_m_frames = 0
7
A value of 3 is about 10
bits = About 1.3 ms
8
A value of 25 is about 10
bits = About 11 ms
9
A value of 250 is about 10
bits = About 110 ms
10
A value of 3 is about 10
bits = About 1.3 seconds
11
A value of 25 is about 10
bits = About 11 seconds
12
A value of 250 is about 10
bits = About 110 seconds
Ovride Coef enable
[5: 4]: Coefficient (+1) update
— 2'b11: Reserved
— 2'b01: Increment
— 2'b10: Decrement
— 2'b00: Hold
[3:2]: Coefficient (0) update (same encoding as [5:4])
[1:0]: Coefficient (-1) update (same encoding as [5:4])
UG-01143 | 2018.06.15
control bit, these bits
continued...

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents