Intel Arria 10 User Manual page 249

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Table 185.
Parameters for Arria 10 Native PHY IP in PIPE Gen1, Gen2, Gen3 Modes - TX
PMA
This section contains the recommended parameter values for this protocol. Refer to Using the Arria 10
Transceiver Native PHY IP Core for the full range of parameter values.
TX Bonding Options
TX channel bonding mode
PCS TX channel bonding master
Default PCS TX channel bonding master
TX PLL Options
TX local clock division factor
Number of TX PLL clock inputs per
channel
Initial TX PLL clock input selection
TX PMA Optional Ports
Enable
tx_analog_reset_ack
Enable
tx_pma_clkout
Enable
tx_pma_div_clkout
division factor
tx_pma_div_clkout
Enable
tx_pma_elecidle
Enable
tx_pma_qpipullup
Enable
tx_pma_qpipulldn
Enable
tx_pma_txdetectrx
Enable
tx_pma_rxfound
Enable
rx_seriallpbken
(41)
Setting this parameter is placement-dependent. In AUTO mode, the Native PHY IP Parameter
Editor selects the middle-most channel of the configuration as the default PCS TX channel
bonding master. You must ensure that this selected channel is physically placed as Ch1 or Ch4
of the transceiver bank. Else, use the manual selection for the PCS TX channel bonding master
to select a channel that can be physically placed as Ch1 or Ch4 of the transceiver bank. Refer
to section How to place channels for PIPE configurations for more details.
Gen1 PIPE
Nonbonded (x1)
PMA & PCS Bonding
Auto
Gen1 x1: 0
Gen1 x2: 1
Gen1 x4: 2
Gen1 x8: 4
port
Optional
port
Optional
port
Optional
Optional
port
port (QPI)
port (QPI)
port (QPI)
port (QPI)
port
Gen2 PIPE
Nonbonded (x1)
PMA & PCS Bonding
(41)
Auto
Gen1 x1: 0
Gen1 x2: 1
Gen1 x4: 2
Gen1 x8: 4
1
1
1
1
0
0
Optional
Optional
Optional
Optional
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Intel
Gen3 PIPE
Nonbonded (x1)
PMA & PCS Bonding
(41)
(41)
Auto
Gen1 x1: 0
Gen1 x2: 1
Gen1 x4: 2
Gen1 x8: 4
1
Gen3 x1: 2
All other modes: 1
Gen1 / Gen2 clock
connection should be
used for Initial clock
input selection in
Gen3x1
All other modes: 0
Optional
Optional
Optional
Optional
Off
Off
Off
Off
Off
Off
®
®
Arria
10 Transceiver PHY User Guide
249

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents