Intel Arria 10 User Manual page 119

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

2. Implementing Protocols in Arria 10 Transceivers
UG-01143 | 2018.06.15
Refer to
2. Select GbE or GbE 1588 from the Transceiver configuration rules list located
under Datapath Options, depending on which protocol you are implementing.
3. Use the parameter values in the tables in
GbE and GbE with IEEE 1588v2
the protocol presets described in
GIGE-1.25 Gbps preset for GbE, and the GIGE-1.25 Gbps 1588 preset for GbE
1588. You can then modify the setting to meet your specific requirements.
4. Click Generate to generate the Native PHY IP core top-level RTL file.
Figure 52.
Signals and Ports for Native PHY IP Configured for GbE or GbE with IEEE
1588v2
Generating the IP core creates signals and ports based on your parameter settings.
rx_is_lockedtodata
5. Instantiate and configure your PLL.
6. Instantiate a transceiver reset controller.
You can use your own reset controller or use the Native PHY Reset Controller IP
core.
7. Connect the Native PHY IP to the PLL IP and the reset controller. Use the
information in the figure below to connect the ports.
Select and Instantiate the PHY IP Core
tx_cal_busy
NIOS
rx_cal_busy
Hard Calibration IP
TX PMA
tx_serial_data
Serializer
Local Clock
tx_serial_clk0
Generation
(from TX PLL)
Block
RX PMA
Deserializer
rx_serial_data
rx_cdr_refclk0
CDR
rx_is_lockedtoref
Note:
1. rx_rmfifostatus is not available in the GbE with 1588 configuration.
on page 33.
Native PHY IP Parameter Settings for
on page 120 as a starting point. Or, you can use
Transceiver Native PHY
Arria 10 Transceiver Native PHY
TX Standard PCS
tx_parallel_data[7:0]
10
unused_tx_parallel_data[118:0]
RX Standard PCS
rx_parallel_data[7:0]
10
unused_rx_parallel_data[111:0]
®
Intel
Arria
Presets. Use the
reconfig_reset
Reconfiguration
reconfig_clk
Registers
reconfig_avmm
tx_digitalreset
tx_datak
gmii_tx_ctrl
gmii_tx_d[7:0]
tx_coreclkin
gmii_tx_clk
tx_clkout
tx_clkout
tx_analogreset
rx_analogreset
rx_digitalreset
rx_datak
gmii_rx_ctrl
gmii_rx_d[7:0]
rx_clkout
gmii_rx_clk
rx_coreclkin
rx_errdetect
rx_errdetect
rx_disperr
rx_disperr
rx_runningdisp
rx_runningdisp
rx_patterndetect
rx_patterndetect
rx_syncstatus
rx_syncstatus
rx_rmfifostatus
rx_rmfifostatus (1)
®
10 Transceiver PHY User Guide
119

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents