Intel Arria 10 User Manual page 556

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

Example 8. Enabling the PRBS31 pattern generator in 64-bit mode
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address x006[7:0] with the following bits: 8'b01- -
0100
3. Perform a read-modify-write to address x007[7:0] with the following bits: 8'b0000
- - - -
4. Perform a read-modify-write to address x008[7:0] with the following bits: 8'b -
001 - - - -
5. Perform a read-modify-write to address x110[7:0] with the following bits: 8'b - - -
- - 011
6. Perform a read-modify-write to address x111[5:0] with the following bits:
8'b---11000. You must read and save the value in the register 0x111[5:0] before
changing the
7. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
Note:
A dash (-) indicates that the corresponding bit value should not be modified during
read-modify-write.
6.16.1.3. Enabling the PRBS Data Checker in non bonded design
You must perform a sequence of read-modify-writes to the Transceiver Native PHY
reconfiguration interface to enable the PRBS checker. You must perform read-modify-
writes to addresses 0x00A, 0x00B, 0x00C, and 0x13F. To enable the PRBS checker,
follow these steps:
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address 0x00A with a value of 1'b1 to bit[7].
3. Perform a read-modify-write to address 0x00B according to
Checker for bonded and non bonded
4. Perform a read-modify-write to address 0x00C according to
Checker for bonded and non bonded
5. Perform a read-modify-write to address 0x13F according to
Checker for bonded and non bonded
6. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
To disable the PRBS verifier write the original values back into the read-modify-
write addresses listed above.
Related Information
Steps to Perform Dynamic Reconfiguration
®
®
Intel
Arria
10 Transceiver PHY User Guide
556
6. Reconfiguration Interface and Dynamic Reconfiguration
x1_clock_source_sel
setting to xN non bonding.
designs.
designs.
Register Map for PRBS
designs.
on page 516
UG-01143 | 2018.06.15
Register Map for PRBS
Register Map for PRBS

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents