(1) The width of tx_parallel_data and tx_control depends on whether the simplified interface is enabled or not. If the simplified interface is enabled, then
(2) The width of rx_parallel_data and rx_control depends on whether the simplified interface is enabled or not. If the simplified interface is enabled, then
5. Configure and instantiate your PLL.
6. Create a transceiver reset controller. You can use your own reset controller or use
the Transceiver PHY Reset Controller.
7. Implement a TX soft bonding logic and an RX multi-lane alignment deskew state
machine using fabric logic resources for multi-lane Interlaken implementation.
8. Connect the Native PHY IP to the PLL IP and the reset controller.
®
®
Intel
Arria
10 Transceiver PHY User Guide
104
tx_cal_busy
Hard
rx_cal_busy
Calibration Block
TX PMA
tx_serial_data
Serializer
tx_serial_clk or
(from TX PLL)
RX PMA
rx_serialloopback
rx_serial_data
CDR
rx_cdr_refclk0
rx_is_lockedtodata
rx_is_lockedtoref
tx_parallel_data = 64 bits and tx_control = 3 bits. The width shown here is without simplified interface.
rx_parallel_data = 64 bits and rx_control = 10 bits. The width shown here is without simplified interface.
2. Implementing Protocols in Arria 10 Transceivers