Intel Arria 10 User Manual page 382

Transceiver phy
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

Figure 178. GT Clock Lines
ATX PLL1
ATX PLL0
®
®
Intel
Arria
10 Transceiver PHY User Guide
382
3. PLLs and Clock Networks
UG-01143 | 2018.06.15
Ch 5
CGB
CDR
Ch 4
CGB
CMU or CDR
Ch 3
CGB
CDR
Ch 2
CGB
CDR
Ch 1
CGB
CMU or CDR
Ch 0
CGB
CDR

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents