Table of Contents
Advertisement
7.2.4.8
ICTL Main Interrupt Priority and INT/SMI Select 2 Register—MBAR + 0x051C
Table 7-11. ICTL Main Interrupt Priority and INT/SMI Select 2 Register
msb 0
1
R
Main9_pri
W
RESET:
0
0
16
17
R
Main13_pri
W
RESET:
0
0
Bits
Name
0:3
Main9_pri
4:7
Main10_pri
8:11
Main11_pri
12:15
Main12_pri
16:19
Main13_pri
20:23
Main14_pri
24:27
Main15_pri
28:31
Main16_pri
Note:
1. This timer has WakeUp functionality and therefore can provide a WakeUp interrupt source.
Freescale Semiconductor
2
3
4
5
6
Main10_pri
0
0
0
0
0
18
19
20
21
22
Main14_pri
0
0
0
0
0
Main interrupt source 9 (TMR0) priority encoding value.
All 4bits are used to set a priority value (higher value equals higher priority). The msb is also
used as a bank bit to direct this interrupt source to SMI interrupt output (if bank = 1), or to
normal INT interrupt output (if bank = 0).
For interrupt sources set at the same priority value, default priority is the lower numbered
interrupt has higher priority. This means main source 9 has a higher default priority than main
source 10.
Timer 0 is one of eight internal timer resources that can be configured as input capture,
output compare, or PWM output. As such, there is an I/O pin associated with each timer. The
timer can use this pin as GPIO, in which case the internal timer function becomes available.
These eight timers complete the MPC5200B GPIO structure. All potential GPIO interrupt
sources are represented by main sources 7, 8, and 9–16.
Main interrupt source 10 (TMR1) priority encoding value.
Main interrupt source 11 (TMR2) priority encoding value.
Main interrupt source 12 (TMR3) priority encoding value.
Main interrupt source 13 (TMR4) priority encoding value.
Main interrupt source 14 (TMR5) priority encoding value.
Main interrupt source 15 (TMR6) priority encoding value. See Note 1.
Main interrupt source 16 (TMR7) priority encoding value. See Note 1.
MPC5200B Users Guide, Rev. 1
7
8
9
10
11
Main11_pri
0
0
0
0
23
24
25
26
27
Main15_pri
0
0
0
0
Description
Interrupt Controller
12
13
14
15
Main12_pri
0
0
0
0
0
28
29
30
31 lsb
Main16_pri
0
0
0
0
0
7-13
Advertisement
Table of Contents
