Freescale Semiconductor MPC5200B User Manual page 430

Freescale semiconductor board users guide
Table of Contents

Advertisement

Bits
Name
0:10
11
PRSC
12
OCIC
13
PSSC
14
PESC
15
CSC
16:21
22
LSDA
Freescale Semiconductor
Reserved
PortResetStatusChange—bit is set at the end of the 10ms port reset signal.
Writing 1 clears this bit.
Writing 0 has no effect.
0 = Port reset not complete
1 = Port reset complete
PortOverCurrentIndicatorChange—bit is valid only if overcurrent conditions are reported on a
per-port basis. This bit is set when Root Hub changes the PortOverCurrentIndicator bit.
Writing 1 clears this bit.
Writing 0 has no effect.
0 = No change in POCI
1 = POCI has changed
PortSuspendStatusChange—bit is set when the full resume sequence completes. Sequence
includes a 20s resume pulse, LS EOP, and 3ms resychronization delay.
Writing 1 clears this bit.
Writing 0 has no effect.
This bit is also cleared when ResetStatusChange is set.
0 = Resume not complete
1 = Resume complete
PortEnableStatusChange—bit is set when hardware events cause the PES bit to be cleared.
Writing 1clears this bit.
Writing 0 has no effect.
0 = No change in PES
1 = Change in PES
ConnectStatusChange—bit is set whenever a connect or disconnect event occurs.
Writing 1 clears this bit.
Writing 0 has no effect.
If CCS is cleared when a SetPortReset, SetPortEnable, or SetPortSuspend write occurs, this
bit is set to force the driver to re-evaluate the connection status since these writes should not
occur if the port is disconnected.
0 = No change in CCS
1 = Change in CCS
If the DeviceRemovable[NDP] bit is set, this bit is set only after a Root Hub reset to notify the
system that the device is attached.
Reserved
LowSpeedDeviceAttached (read)—bit indicates the speed of the device attached to this port.
0 = Full speed device attached
1 = Low speed device attached
This field is valid only when CurrentConnectStatus is set.
ClearPortPower (write)
Writing 1 causes HC to clear the PortPowerStatus bit.
Writing 0 has no effect.
MPC5200B Users Guide, Rev. 1
Host Control (HC) Operational Registers
Description
12-27

Advertisement

Table of Contents
loading

Table of Contents