Freescale Semiconductor MPC5200B User Manual page 568

Freescale semiconductor board users guide
Table of Contents

Advertisement

Register
CR
SICR
0x07100000
RFALARM
TFALARM
IMR
Port_Config
0x00000066
CR
Register
CR
SICR
0x07980000
CCR
0x01170000
CTUR
RFALARM
TFALARM
IMR
Port_Config
0x00000066
CR
15.3.2.6
Transmitting and Receiving in I2S Master Mode
The next support mode is the I2S mode. The I2S transmission is similar to the "Soft Modem" mode. Therefore the configuration is the same
like described in
Section 15.3.2.3, Transmitting and Receiving in "Soft Modem" Codec Mode.
transmission the FrameSync signal (LRCK) is stable for the complete data word and is the opposite for the next one. To enable the I2S mode
the SICR[I2S] bit must be set. The SICR[SyncPol] bit define if the frame starts with a low LRCK signal or with a high LRCK signal. If the
transmitter detect the start condition he starts to send the data from the TxFIFO. If the receiver detects an start condition, he starts to write the
data from the RX line to the RxFIFO. The FIFO doesn't provide the ability to mark the data in the FIFO, therefore only the order in the FIFO
define if the data was receive/transmit during high or low phase of the LRCK.
Freescale Semiconductor
Table 15-82. 24-Bit Cell Phone Master Mode for PSC1
Value
0x0A
Disable the Tx and Rx part for configuration if the PSC was enabled by the work
before.
Select the 24bit Codec mode, msb first, DTS1 = 0, slave mode
0x000C
set the RFALARM level to 0x00C
0x0010
set the TFALARM level to 0x010
0x0100
enable TxRDY interrupt
Select the Pin-Muxing for PSC1,PSC2 Codec mode, see
Descriptions
0x05
Enable Tx and Rx
Table 15-83. 24-Bit Cell Phone Slave Mode for PSC2
Value
0x0A
Disable the Tx and Rx part for configuration if the PSC was enabled by the work
before.
Select the 24bit Codec mode, msb first, DTS1 = 0, master mode, cell phone
master
select the BitClk and Frame frequency
0x00
select the FrameSync width, default value
0x000C
set the RFALARM level to 0x00C
0x0010
set the TFALARM level to 0x010
0x0100
enable TxRDY interrupt
Select the Pin-Muxing for PSC12, PSC2 Codec mode, see
Descriptions
0x05
Enable Tx and Rx
MPC5200B Users Guide, Rev. 1
Setting
Setting
The different is, that during the I2S word
Figure 15-12
shows the I2S transmission diagram.
PSC Operation Modes
Chapter 2, Signal
Chapter 2, Signal
15-57

Advertisement

Table of Contents
loading

Table of Contents