Table of Contents
Advertisement
A01
A02
A03
A04
A05
TEST_MODE_1
JTAG_TDO
JTAG_TDI
JTAG_TMS
PSC3_8
B01
B02
B03
B04
B05
TEST_SEL_0
TEST_MODE_0
JTAG_TRST
JTAG_TCK
PSC3_7
C01
C02
C03
C04
C05
RTC_XTAL_OUT RTC_XTAL_IN TEST_SEL_1
PSC3_9
PSC3_6
D01
D02
D03
D04
D05
TIMER_4
TIMER_3
TIMER_2
VSS
VDD_CORE
E01
E02
E03
E04
TIMER_7
TIMER_6
TIMER_5
VDD_IO
F01
F02
F03
F04
USB_7
USB_8
USB_9
VDD_IO
G01
G02
G03
G04
USB_3
USB_4
USB_5
USB_6
H01
H02
H03
H04
USB_0
USB_1
USB_2
VDD_IO
J01
J02
J03
J04
ETH_3
ETH_4
ETH_10
ETH_17
K01
K02
K03
K04
ETH_0
ETH_1
ETH_2
VDD_CORE
L01
L02
L03
L04
ETH_9
ETH_16
ETH_5
ETH_11
M01
M02
M03
M04
ETH_13
ETH_12
ETH_8
VDD_CORE
N01
N02
N03
N04
ETH_7
ETH_6
ETH_15
ETH_14
P01
P02
P03
P04
IRQ1
IRQ2
IRQ0
VDD_CORE
R01
R02
R03
R04
IRQ3
PCI_RESET
EXT_AD_30
PCI_GNT
T01
T02
T03
T04
PCI_CLOCK
EXT_AD_26
EXT_AD_28
VDD_IO
U01
U02
U03
U04
U05
PCI_REQ
PCI_IDSEL
EXT_AD_24
VSS
VDD_IO
V01
V02
V03
V04
V05
EXT_AD_31
EXT_AD_20
EXT_AD_22
EXT_AD_18
PCI_FRAME
W01
W02
W03
W04
W05
EXT_AD_29
EXT_AD_25
EXT_AD_23
EXT_AD_16
PCI_TRDY
Y01
Y02
Y03
Y04
Y05
EXT_AD_27
PCI_CBE_3
EXT_AD_21
EXT_AD_19
EXT_AD_17
A06
A07
A08
A09
PSC3_5
PSC3_2
PSC2_4
PSC2_2
B06
B07
B08
B09
PSC3_4
PSC3_1
PSC2_3
PSC2_1
C06
C07
C08
C09
PSC3_3
PSC3_0
CORE_PLL_AVDD
PSC2_0
D06
D07
D08
D09
VDD_IO
VDD_CORE
LP_OE
VDD_IO
VDD_CORE
Key for IO Balls:
A6
<– Ball
PSC3_5
<– Signal Name
J09
VSS
K09
VSS
L09
VSS
M09
M10
VSS
Key for PWR/GND Balls:
VSS
Core and IO VSS
VDD_CORE
1.5V Core VDD
VDD IO
3.3V IO VDD
VDD_MEM_IO
Memory VDD
U06
U07
U08
U09
VDD_IO
VDD_CORE
EXT_AD_15
VDD_IO
V06
V07
V08
V09
PCI_STOP
PCI_PAR
EXT_AD_13
EXT_AD_11
EXT_AD_9
W06
W07
W08
W09
W10
PCI_CBE_2 PCI_DEVSEL
PCI_SERR
EXT_AD_14
PCI_CBE_0
Y06
Y07
Y08
Y09
PCI_IRDY
PCI_PERR
PCI_CBE_1
EXT_AD_12
EXT_AD_10
Figure 2-2. 272-Pin PBGA — Top View
A10
A11
A12
A13
A14
PSC1_4
PSC1_1
PSC6_2
PORRESET
SRESET
B10
B11
B12
B13
B14
PSC1_3
PSC1_0
PSC6_0
HRESET
SYS_PLL_AVDD SYS_PLL_TPA
C10
C11
C12
C13
C14
PSC1_2
PSC6_1
GPIO_WKUP_7
PSC6_3
SYS_PLL_AVSS
D10
D11
D12
D13
D14
VDD_CORE
VDD_MEM_IO VDD_MEM_IO SYS_XTAL_OUT VDD_MEM_IO
J10
J11
J12
VSS
VSS
VSS
K10
K11
K12
VSS
VSS
VSS
L10
L11
L12
VSS
VSS
VSS
M11
M12
VSS
VSS
VSS
U10
U11
U12
U13
U14
VDD_IO
EXT_AD_6
VDD_CORE
VDD_IO
LP_ACK
V10
V11
V12
V13
V14
EXT_AD_4
EXT_AD_2
EXT_AD_0
LP_ALE
W11
W12
W13
W14
EXT_AD_8
EXT_AD_5
EXT_AD_1
LP_CS0
Y10
Y11
Y12
Y13
Y14
EXT_AD_7
EXT_AD_3
LP_TS
LP_CS1
A15
A16
A17
A18
SYS_XTAL_IN
MEM_MA_1
MEM_MBA_1
MEM_RAS
B15
B16
B17
B18
MEM_MA_2
MEM_MA_10
MEM_CS_0
C15
C16
C17
C18
GPIO_WKUP_6
MEM_MA_3
MEM_MA_0
MEM_MBA_0
D15
D16
D17
D18
VSS
VDD_MEM_IO
MEM_MDQS_2
E17
E18
VDD_MEM_IO
MEM_MDQ_16
F17
F18
VDD_MEM_IO
MEM_MDQ_17
G17
G18
MEM_MDQ_18 MEM_MDQ_19
H17
H18
d
203
VDD_MEM_IO
MEM_MDQ_20
J17
J18
MEM_MDQ_22 MEM_MDQ_21
K17
K18
d
193
VDD_MEM_IO
MEM_MDQ_23 MEM_MDQ_10 MEM_MDQ_11
L17
L18
MEM_DQM_3
MEM_MDQS_3 MEM_MDQ_12 MEM_MDQ_13
M17
M18
d
182
VDD_MEM_IO
MEM_MDQ_24
N17
N18
MEM_MDQ_25 MEM_MDQ_26
P17
P18
d
172
VDD_MEM_IO
MEM_MDQ_27
R17
R18
MEM_MDQ_28 MEM_MDQ_29
T17
T18
VDD_MEM_IO
MEM_MDQ_30
U15
U16
U17
U18
VDD_CORE
VDD_IO
VSS
MEM_MDQ_31
V15
V16
V17
V18
LP_CS2
LP_CS5
ATA_DRQ
TIMER_1
W15
W16
W17
W18
LP_CS3
LP_RW
ATA_IOW
ATA_IOCHRDY
Y15
Y16
Y17
Y18
LP_CS4
ATA_ISOLATION
ATA_IOR
ATA_DACK
A19
A20
MEM_WE
MEM_DQM_2
B19
B20
MEM_CAS
MEM_MA_4
C19
C20
MEM_MA_5
MEM_MA_6
D19
D20
MEM_MA_7
MEM_MA_8
E19
E20
MEM_MA_9
MEM_MA_11
F19
F20
MEM_MA_12
MEM_CLK_EN
G19
G20
MEM_CLK
MEM_CLK
H19
H20
204
206
MEM_DQM_1
MEM_MDQS_1
J19
J20
MEM_MDQ_8
MEM_MDQ_9
K19
K20
194
196
L19
L20
M19
M20
184
186
MEM_MDQ_14
MEM_MDQ_15
N19
N20
MEM_DQM_0
MEM_MDQS_0
P19
P20
174
176
MEM_MDQ_7
MEM_MDQ_6
R19
R20
MEM_MDQ_5
MEM_MDQ_4
T19
T20
MEM_MDQ_3
MEM_MDQ_2
U19
U20
MEM_MDQ_1
MEM_MDQ_0
V19
V20
I2C_0
I2C_2
W19
W20
I2C_1
I2C_3
Y19
Y20
ATA_INTRQ
TIMER_0
Advertisement
Table of Contents
