Freescale Semiconductor MPC5200B User Manual page 17

Freescale semiconductor board users guide
Table of Contents

Advertisement

Table Of Contents
Paragraph
Number
19.5.4
MSCAN Control Register 1 (CANCTL1)-MBAR + 0x0901 ........................................................................19-6
19.5.5
MSCAN Bus Timing Register 0 (CANBTR0)-MBAR + 0x0904 .................................................................19-8
19.5.6
MSCAN Bus Timing Register 1 (CANBTR1)-MBAR + 0x0905 .................................................................19-8
19.5.7
MSCAN Receiver Flag Register (CANRFLG)-MBAR+0x0908 ................................................................19-10
19.5.8
MSCAN Receiver Interrupt Enable Register (CANRIER)-MBAR + 0x0909 ............................................19-11
19.5.9
MSCAN Transmitter Flag Register (CANTFLG)-MBAR + 0x090C .........................................................19-12
19.5.10
MSCAN Transmitter Interrupt Enable Register (CANTIER)-MBAR+0x090D .........................................19-13
19.5.11
MSCAN Transmitter Message Abort Request(CANTARQ)-MBAR + 0x0910 .........................................19-13
19.5.12
MSCAN Transmitter Message Abort Ack(CANTAAK)-MBAR +0x0911 ................................................19-14
19.5.13
MSCAN Transmit Buffer Selection (CANTBSEL)-MBAR + 0x0914 .......................................................19-14
19.5.14
MSCAN ID Acceptance Control Register (CANIDAC)-MBAR + 0x0915 ................................................19-15
19.5.15
MSCAN Receive Error Counter Register (CANRXERR)-MBAR + 0x091C .............................................19-16
19.5.16
MSCAN Transmit Error Counter Register (CANTXERR)-MBAR + 0x091D ...........................................19-16
19.5.17
MSCAN ID Acceptance Registers (CANIDAR0-7)-MBAR + 0x0915 ......................................................19-17
19.5.18
MSCAN ID Mask Register (CANIDMR0-7)-MBAR + 0x0928 .................................................................19-19
19.6
Programmer's Model of Message Storage ............................................................................................................19-21
19.6.1
Identifier Registers (IDR0-3) ..........................................................................................................................19-23
19.6.2
Data Segment Registers (DSR0-7) .................................................................................................................19-23
19.6.3
Data Length Register (DLR) ...........................................................................................................................19-23
19.6.4
MSCAN Transmit Buffer Priority Register (TBPR)-MBAR + 0x0979 ......................................................19-24
19.6.5
MSCAN Time Stamp Register High (TSRH)-MBAR + 0x097C ................................................................19-24
19.6.6
MSCAN Time Stamp Register Low (TSRL)-MBAR + 0x097D .................................................................19-25
19.7
Functional Description ..........................................................................................................................................19-25
19.7.1
General ............................................................................................................................................................19-25
19.7.2
Message Storage .............................................................................................................................................19-26
19.7.2.1
19.7.2.2
19.7.2.3
19.7.3
Identifier Acceptance Filter ............................................................................................................................19-28
19.7.4
Protocol Violation Protection .........................................................................................................................19-30
19.7.5
Clock System ..................................................................................................................................................19-31
19.7.6
Timer Link ......................................................................................................................................................19-33
19.7.7
Modes of Operation ........................................................................................................................................19-33
19.7.7.1
19.7.7.2
19.7.8
Low Power Options ........................................................................................................................................19-33
19.7.8.1
19.7.8.2
19.7.8.3
19.7.8.4
19.7.8.5
19.7.8.6
19.7.8.7
19.7.9
Description of Interrupt Operation ..................................................................................................................19-36
19.7.9.1
19.7.9.2
19.7.9.3
19.7.9.4
19.7.10
Interrupt Acknowledge ...................................................................................................................................19-37
19.7.11
Recovery from STOP or WAIT ......................................................................................................................19-37
TOC-16
Message Transmit Background ................................................................................................................19-26
Transmit Structures ...................................................................................................................................19-27
Receive Structures ....................................................................................................................................19-27
Normal Modes ..........................................................................................................................................19-33
Listen-Only Mode .....................................................................................................................................19-33
CPU Run Mode ........................................................................................................................................19-34
CPU Sleep Mode ......................................................................................................................................19-34
CPU Deep Sleep Mode .............................................................................................................................19-34
MSCAN Sleep Mode ................................................................................................................................19-34
MSCAN Initialization Mode ....................................................................................................................19-35
MSCAN Power Down Mode ....................................................................................................................19-36
Programmable Wake-Up Function ...........................................................................................................19-36
Transmit Interrupt .....................................................................................................................................19-36
Receive Interrupt ......................................................................................................................................19-36
Wake-Up Interrupt ....................................................................................................................................19-36
Error Interrupt ...........................................................................................................................................19-37
MPC5200B Users Guide, Rev. 1
Page
Number
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents