Table of Contents
Advertisement
BestComm DMA Registers—MBAR+0x1200
13.15.21 SDMA Initiator Priority 20 Register—MBAR + 0x1250
SDMA Initiator Priority 21 Register—MBAR + 0x1251
SDMA Initiator Priority 22 Register—MBAR + 0x1252
SDMA Initiator Priority 23 Register—MBAR + 0x1253
msb 0
1
R
W
RESET:
0
0
16
17
R
W
RESET:
0
0
Bit
Name
0:7
IPR20
8:15
IPR21
16:23
IPR22
24:31
IPR23
13.15.22 SDMA Initiator Priority 24 Register—MBAR + 0x1254
SDMA Initiator Priority 25 Register—MBAR + 0x1255
SDMA Initiator Priority 26 Register—MBAR + 0x1256
SDMA Initiator Priority 27 Register—MBAR + 0x1257
msb 0
1
R
W
RESET:
0
0
13-18
Table 13-21. SDMA Initiator Priority 20 Register
SDMA Initiator Priority 21 Register
SDMA Initiator Priority 22 Register
SDMA Initiator Priority 23 Register
2
3
4
5
6
IPR20
0
0
0
0
0
18
19
20
21
22
IPR22
0
0
0
0
0
Initiator Priority register for initiator 20.
Same bit layout as IPR0
Initiator Priority register for initiator 21.
Same bit layout as IPR0
Initiator Priority register for initiator 22.
Same bit layout as IPR0
Initiator Priority register for initiator 23.
Same bit layout as IPR0
Table 13-22. SDMA Initiator Priority 24 Register
SDMA Initiator Priority 25 Register
SDMA Initiator Priority 26 Register
SDMA Initiator Priority 27 Register
2
3
4
5
6
IPR24
0
0
0
0
0
MPC5200B Users Guide, Rev. 1
7
8
9
10
11
0
0
0
0
23
24
25
26
27
0
0
0
0
Description
7
8
9
10
11
0
0
0
0
12
13
14
15
IPR21
0
0
0
0
0
28
29
30
31 lsb
IPR23
0
0
0
0
0
12
13
14
15
IPR25
0
0
0
0
0
Freescale Semiconductor
Advertisement
Table of Contents
