ST STM32G0 1 Series Reference Manual page 1064

Universal synchonous receiver transmitter (USART)
Bit 12 OVRDIS: Overrun Disable
Note: This control bit enables checking the communication flow w/o reading the data
Bit 11 ONEBIT: One sample bit method enable
Bit 10 CTSIE: CTS interrupt enable
Note: If the hardware flow control feature is not supported, this bit is reserved and must be
Bit 9 CTSE: CTS enable
Note: If the hardware flow control feature is not supported, this bit is reserved and must be
Bit 8 RTSE: RTS enable
Note: If the hardware flow control feature is not supported, this bit is reserved and must be
Bit 7 DMAT: DMA enable transmitter
Bit 6 DMAR: DMA enable receiver
1064/1390
This bit is used to disable the receive overrun detection.
0: Overrun Error Flag, ORE, is set when received data is not read before receiving new
data.
1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set
the ORE flag is not set and the new received data overwrites the previous content of the
USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data is
written directly in USART_RDR register. Even when FIFO management is enabled, the
RXNE flag is to be used.
This bit can only be written when the USART is disabled (UE = 0).
This bit enables the user to select the sample method. When the one sample bit method is
selected the noise detection flag (NE) is disabled.
0: Three sample bit method
1: One sample bit method
This bit can only be written when the USART is disabled (UE = 0).
0: Interrupt is inhibited
1: An interrupt is generated whenever CTSIF = 1 in the USART_ISR register
kept at reset value. Refer to
0: CTS hardware flow control disabled
1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0).
If the nCTS input is deasserted while data is being transmitted, then the transmission is
completed before stopping. If data is written into the data register while nCTS is asserted,
the transmission is postponed until nCTS is asserted.
This bit can only be written when the USART is disabled (UE = 0)
kept at reset value. Refer to
0: RTS hardware flow control disabled
1: RTS output enabled, data is only requested when there is space in the receive buffer. The
transmission of data is expected to cease after the current character has been transmitted.
The nRTS output is asserted (pulled to 0) when data can be received.
This bit can only be written when the USART is disabled (UE = 0).
kept at reset value. Refer to
This bit is set/reset by software
1: DMA mode is enabled for transmission
0: DMA mode is disabled for transmission
This bit is set/reset by software
1: DMA mode is enabled for reception
0: DMA mode is disabled for reception
Section 33.4: USART implementation on page
Section 33.4: USART implementation on page
Section 33.4: USART implementation on page
RM0444 Rev 5
RM0444
1000.
1000.
1000.