Usart Control Register 2 (Usart_Cr2) - ST STM32G0 1 Series Reference Manual

RM0444
Bit 2 RE: Receiver enable
This bit enables the receiver. It is set and cleared by software.
0: Receiver is disabled
1: Receiver is enabled and begins searching for a start bit
Bit 1 UESM: USART enable in low-power mode
When this bit is cleared, the USART cannot wake up the MCU from low-power mode.
When this bit is set, the USART can wake up the MCU from low-power mode.
This bit is set and cleared by software.
0: USART not able to wake up the MCU from low-power mode.
1: USART able to wake up the MCU from low-power mode.
Note: It is recommended to set the UESM bit just before entering low-power mode and clear it
Bit 0 UE: USART enable
When this bit is cleared, the USART prescalers and outputs are stopped immediately, and all
current operations are discarded. The USART configuration is kept, but all the USART_ISR
status flags are reset. This bit is set and cleared by software.
0: USART prescaler and outputs disabled, low-power mode
1: USART enabled
Note: To enter low-power mode without generating errors on the line, the TE bit must be
33.8.3

USART control register 2 (USART_CR2)

Address offset: 0x04
Reset value: 0x0000 0000
31 30 29
rw rw rw
15 14 13
SWAP LINEN STOP[1:0]
rw rw rw
when exit from low-power mode.
If the USART does not support the wakeup from Stop feature, this bit is reserved and
must be kept at reset value. Refer to
page 1000.
previously reset and the software must wait for the TC bit in the USART_ISR to be set
before resetting the UE bit.
The DMA requests are also reset when UE = 0 so the DMA channel must be disabled
before resetting the UE bit.
In Smartcard mode, (SCEN = 1), the SCLK is always available when CLKEN = 1,
regardless of the UE bit value.
28 27 26 25
ADD[7:0]
rw rw rw rw
12 11 10 9
CLKEN CPOL CPHA
rw rw rw rw
Universal synchonous receiver transmitter (USART)
Section 33.4: USART implementation on
24 23 22
RTOEN ABRMOD[1:0]
rw rw rw
8 7 6
LBCL Res. LBDIE LBDL
rw rw
RM0444 Rev 5
21 20 19 18
MSBFI
ABREN DATAINV TXINV
RST
rw rw rw rw
5 4 3 2
DIS_
ADDM7 Res.
NSS
rw rw rw
17 16
RXINV
rw rw
1 0
Res. SLVEN
rw
1057/1390
1138