Table 3-6 Ahb-Ap Register Summary - ARM Cortex-M3 Technical Reference Manual

Hide thumbs Also See for Cortex-M3:

Table of Contents

System Control

Control and Status

Transfer Address

Data Read/write

Banked Data 0

Banked Data 1

Banked Data 2

Banked Data 3

Identification

AHB-AP registers

Table 3-6 gives a summary of the Advanced High Performance Bus Access Port

(AHB-AP) registers. For a detailed description of the AHB-AP registers, see Chapter 11

System Debug.

Table 3-6 AHB-AP register summary

See Register

AHB-AP Control and Status Word Register

AHB-AP Transfer Address Register

AHB-AP Data Read/Write Register

AHB-AP Banked Data Registers

AHB-AP Debug ROM Address Register

AHB-AP ID Register

ARM DDI 0337B