18.5.21 USARTn_IRCTRL - IrDA Control Register
Offset
0x050
Reset
Access
Name
Bit
Name
31:12
Reserved
11:8
IRPRSSEL
A PRS can be used as input to the pulse modulator instead of TX. This value selects the channel to use.
Value
0
1
2
3
4
5
6
7
8
9
10
11
7
IRPRSEN
Enable the PRS channel selected by IRPRSSEL as input to IrDA module instead of TX.
6:4
Reserved
3
IRFILT
Set to enable filter on IrDA demodulator.
Value
0
1
silabs.com | Building a more connected world.
USART - Universal Synchronous Asynchronous Receiver/Transmitter
Reset
Access
Description
To ensure compatibility with future devices, always write bits to 0. More information in
tions
0x0
RW
IrDA PRS Channel Select
Mode
Description
PRSCH0
PRS Channel 0 selected
PRSCH1
PRS Channel 1 selected
PRSCH2
PRS Channel 2 selected
PRSCH3
PRS Channel 3 selected
PRSCH4
PRS Channel 4 selected
PRSCH5
PRS Channel 5 selected
PRSCH6
PRS Channel 6 selected
PRSCH7
PRS Channel 7 selected
PRSCH8
PRS Channel 8 selected
PRSCH9
PRS Channel 9 selected
PRSCH10
PRS Channel 10 selected
PRSCH11
PRS Channel 11 selected
0
RW
IrDA PRS Channel Enable
To ensure compatibility with future devices, always write bits to 0. More information in
tions
0
RW
IrDA RX Filter
Description
No filter enabled
Filter enabled. IrDA pulse must be high for at least 4 consecutive clock
cycles to be detected
Bit Position
Reference Manual
1.2 Conven-
1.2 Conven-
Rev. 1.1 | 590
Need help?
Do you have a question about the EFR32xG14 Wireless Gecko and is the answer not in the manual?