12.5.3 SMU_IFC - Interrupt Flag Clear Register
Offset
0x014
Reset
Access
Name
Bit
Name
31:1
Reserved
0
PPUPRIV
Write 1 to clear the PPUPRIV interrupt flag. Reading returns the value of the IF and clears the corresponding interrupt flags
(This feature must be enabled globally in MSC.).
12.5.4 SMU_IEN - Interrupt Enable Register
Offset
0x018
Reset
Access
Name
Bit
Name
31:1
Reserved
0
PPUPRIV
Enable/disable the PPUPRIV interrupt
silabs.com | Building a more connected world.
Reset
Access
Description
To ensure compatibility with future devices, always write bits to 0. More information in
tions
0
(R)W1
Clear PPUPRIV Interrupt Flag
Reset
Access
Description
To ensure compatibility with future devices, always write bits to 0. More information in
tions
0
RW
PPUPRIV Interrupt Enable
Bit Position
Bit Position
Reference Manual
SMU - Security Management Unit
1.2 Conven-
1.2 Conven-
Rev. 1.1 | 369
Need help?
Do you have a question about the EFR32xG14 Wireless Gecko and is the answer not in the manual?
Questions and answers