Sign In
Upload
Manuals
Brands
Silicon Laboratories Manuals
Computer Hardware
EFR32xG14 Wireless Gecko
Silicon Laboratories EFR32xG14 Wireless Gecko Manuals
Manuals and User Guides for Silicon Laboratories EFR32xG14 Wireless Gecko. We have
1
Silicon Laboratories EFR32xG14 Wireless Gecko manual available for free PDF download: Reference Manual
Silicon Laboratories EFR32xG14 Wireless Gecko Reference Manual (1140 pages)
Brand:
Silicon Laboratories
| Category:
Computer Hardware
| Size: 8 MB
Table of Contents
Table of Contents
2
1 About this Document
26
Introduction
26
Conventions
26
Related Documentation
27
2 System Overview
28
Introduction
28
Block Diagrams
29
MCU Features Overview
30
Oscillators and Clocks
32
RF Frequency Synthesizer
32
Modulation Modes
32
Transmit Mode
33
Receive Mode
33
Data Buffering
33
Unbuffered Data Transfer
33
Frame Format Support
33
Hardware CRC Support
34
Convolutional Encoding / Decoding
34
Binary Block Encoding / Decoding
34
Data Encryption and Authentication
35
Timers
36
RF Test Modes
36
3 System Processor
37
Introduction
37
Features
38
Functional Description
38
Interrupt Operation
39
Interrupt Request Lines (IRQ)
40
4 Memory and Bus System
41
Introduction
42
Functional Description
43
Peripheral Non-Word Access Behavior
45
Bit-Banding
45
Peripheral Bit Set and Clear
46
Peripherals
47
Bus Matrix
48
Access to Low Energy Peripherals (Asynchronous Registers)
51
Writing
52
Reading
54
FREEZE Register
54
Flash
54
Sram
55
DI Page Entry Map
56
DI Page Entry Description
58
CAL - CRC of DI-Page and Calibration Temperature
58
EXTINFO - External Component Description
59
EUI48L - EUI48 OUI and Unique Identifier
60
Eui48H - Oui
60
CUSTOMINFO - Custom Information
60
MEMINFO - Flash Page Size and Misc. Chip Information
61
UNIQUEL - Low 32 Bits of Device Unique Number
62
UNIQUEH - High 32 Bits of Device Unique Number
62
MSIZE - Flash and SRAM Memory Size in Kb
62
PART - Part Description
63
DEVINFOREV - Device Information
65
EMUTEMP - EMU Temperature Calibration Information
65
ADC0CAL0 - ADC0 Calibration Register 0
66
ADC0CAL1 - ADC0 Calibration Register 1
67
ADC0CAL2 - ADC0 Calibration Register 2
68
ADC0CAL3 - ADC0 Calibration Register 3
68
HFRCOCAL0 - HFRCO Calibration Register (4 Mhz)
69
HFRCOCAL3 - HFRCO Calibration Register (7 Mhz)
70
HFRCOCAL6 - HFRCO Calibration Register (13 Mhz)
71
HFRCOCAL7 - HFRCO Calibration Register (16 Mhz)
72
HFRCOCAL8 - HFRCO Calibration Register (19 Mhz)
73
HFRCOCAL10 - HFRCO Calibration Register (26 Mhz)
74
HFRCOCAL11 - HFRCO Calibration Register (32 Mhz)
75
HFRCOCAL12 - HFRCO Calibration Register (38 Mhz)
76
AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 Mhz)
77
AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 Mhz)
78
AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 Mhz)
79
AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 Mhz)
80
AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 Mhz)
81
AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 Mhz)
82
AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 Mhz)
83
AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 Mhz)
84
VMONCAL0 - VMON Calibration Register 0
85
VMONCAL1 - VMON Calibration Register 1
86
VMONCAL2 - VMON Calibration Register 2
87
IDAC0CAL0 - IDAC0 Calibration Register 0
88
IDAC0CAL1 - IDAC0 Calibration Register 1
89
DCDCLNVCTRL0 - DCDC Low-Noise VREF Trim Register 0
89
DCDCLPVCTRL0 - DCDC Low-Power VREF Trim Register 0
90
DCDCLPVCTRL1 - DCDC Low-Power VREF Trim Register 1
91
DCDCLPVCTRL2 - DCDC Low-Power VREF Trim Register 2
92
DCDCLPVCTRL3 - DCDC Low-Power VREF Trim Register 3
93
DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0
93
DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1
94
VDAC0MAINCAL - VDAC0 Cals for Main Path
95
VDAC0ALTCAL - VDAC0 Cals for Alternate Path
96
VDAC0CH1CAL - VDAC0 CH1 Error Cal
97
OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1
98
OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1
99
OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1
100
OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1
101
OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1
102
OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1
103
OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1
104
OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1
105
OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0
106
OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0
107
OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0
108
OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0
109
OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0
110
OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0
111
OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0
112
OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0
113
5 Radio Transceiver
114
Introduction
115
6 DBG - Debug Interface
116
Introduction
116
Features
116
Functional Description
116
Debug Pins
117
Debug and EM2 Deep Sleep/Em3 Stop
117
Authentication Access Point
117
Debug Lock
118
AAP Lock
118
Debugger Reads of Actionable Registers
119
Debug Recovery
119
Register Map
119
Register Description
120
AAP_CMD - Command Register
120
AAP_CMDKEY - Command Key Register
120
AAP_STATUS - Status Register
121
AAP_CTRL - Control Register
121
AAP_CRCCMD - CRC Command Register
122
AAP_CRCSTATUS - CRC Status Register
122
AAP_CRCADDR - CRC Address Register
123
AAP_CRCRESULT - CRC Result Register
123
AAP_IDR - AAP Identification Register
124
7 MSC - Memory System Controller
125
Introduction
125
Features
126
Functional Description
127
User Data (UD)
127
Lock Bits (LB)
128
Device Information (DI) Page
128
Bootloader
129
Device Revision
129
Post-Reset Behavior
129
Flash Startup
130
Wait-States
130
Suppressed Conditional Branch Target Prefetch (SCBTP)
131
Cortex-M4 If-Then Block Folding
131
Instruction Cache
132
Low Voltage Flash Read
133
Erase and Write Operations
133
Register Map
134
Register Description
135
MSC_CTRL - Memory System Control Register
135
MSC_READCTRL - Read Control Register
136
MSC_WRITECTRL - Write Control Register
137
MSC_WRITECMD - Write Command Register
138
MSC_ADDRB - Page Erase/Write Address Buffer
139
MSC_WDATA - Write Data Register
139
MSC_STATUS - Status Register
140
MSC_IF - Interrupt Flag Register
141
MSC_IFS - Interrupt Flag Set Register
142
MSC_IFC - Interrupt Flag Clear Register
143
MSC_IEN - Interrupt Enable Register
144
MSC_LOCK - Configuration Lock Register
145
MSC_CACHECMD - Flash Cache Command Register
146
MSC_CACHEHITS - Cache Hits Performance Counter
146
MSC_CACHEMISSES - Cache Misses Performance Counter
147
MSC_MASSLOCK - Mass Erase Lock Register
148
MSC_STARTUP - Startup Control
149
MSC_CMD - Command Register
150
MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register
150
MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register
151
MSC_CACHECONFIG0 - Cache Configuration Register 0
152
8 LDMA - Linked DMA Controller
153
Introduction
153
Features
154
Block Diagram
155
Functional Description
156
Channel Descriptor
156
Channel Configuration
161
Channel Select Configuration
161
Starting a Transfer
161
Managing Transfer Errors
162
Arbitration
162
Channel Descriptor Data Structure
165
Interaction with the EMU
167
Interrupts
168
Debugging
168
Examples
168
Single Direct Register DMA Transfer
168
Descriptor Linked List
169
Single Descriptor Looped Transfer
171
Descriptor List with Looping
172
Simple Inter-Channel Synchronization
173
Copy
175
Ping-Pong
177
Scatter-Gather
178
Register Map
179
Register Description
180
LDMA_CTRL - DMA Control Register
180
LDMA_STATUS - DMA Status Register
181
LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW)
182
LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW)
182
LDMA_CHBUSY - DMA Channel Busy Register
183
LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW)
183
LDMA_DBGHALT - DMA Channel Debug Halt Register
184
LDMA_SWREQ - DMA Channel Software Transfer Request Register
184
LDMA_REQDIS - DMA Channel Request Disable Register
185
LDMA_REQPEND - DMA Channel Requests Pending Register
185
LDMA_LINKLOAD - DMA Channel Link Load Register
186
LDMA_REQCLEAR - DMA Channel Request Clear Register
186
LDMA_IF - Interrupt Flag Register
187
LDMA_IFS - Interrupt Flag Set Register
187
LDMA_IFC - Interrupt Flag Clear Register
188
LDMA_IEN - Interrupt Enable Register
188
Ldma_Chx_Reqsel - Channel Peripheral Request Select Register
189
Ldma_Chx_Cfg - Channel Configuration Register
192
Ldma_Chx_Loop - Channel Loop Counter Register
193
Ldma_Chx_Ctrl - Channel Descriptor Control Word Register
194
Ldma_Chx_Src - Channel Descriptor Source Data Address Register
197
Ldma_Chx_Dst - Channel Descriptor Destination Data Address Register
197
Ldma_Chx_Link - Channel Descriptor Link Structure Address Register
198
9 RMU - Reset Management Unit
199
Introduction
199
Features
199
Functional Description
200
Reset Levels
201
RMU_RSTCAUSE Register
202
Power-On Reset (POR)
203
Brown-Out Detector (BOD)
203
Resetn Pin Reset
204
Watchdog Reset
204
Lockup Reset
204
System Reset Request
204
Reset State
204
Register Reset Signals
204
Register Map
206
Register Description
207
RMU_CTRL - Control Register
207
RMU_RSTCAUSE - Reset Cause Register
209
RMU_CMD - Command Register
210
RMU_RST - Reset Control Register
210
RMU_LOCK - Configuration Lock Register
211
10 EMU - Energy Management Unit
212
Introduction
212
Features
213
Functional Description
214
Energy Modes
215
Entering Low Energy Modes
219
Exiting a Low Energy Mode
221
Power Configurations
222
DC-To-DC Interface
226
Analog Peripheral Power Selection
228
Digital LDO Power Selection
229
IOVDD Connection
229
Voltage Scaling
230
EM23 Peripheral Retention Disable
232
Brown out Detector (BOD)
232
Voltage Monitor (VMON)
233
Powering off SRAM Blocks
234
Temperature Sensor
234
Registers Latched in EM4
235
Register Resets
235
Register Map
236
Register Description
238
EMU_CTRL - Control Register
238
EMU_STATUS - Status Register
240
EMU_LOCK - Configuration Lock Register
242
EMU_RAM0CTRL - Memory Control Register
242
EMU_CMD - Command Register
243
EMU_EM4CTRL - EM4 Control Register
244
EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation
245
EMU_TEMP - Value of Last Temperature Measurement
245
EMU_IF - Interrupt Flag Register
246
EMU_IFS - Interrupt Flag Set Register
248
EMU_IFC - Interrupt Flag Clear Register
250
EMU_IEN - Interrupt Enable Register
252
EMU_PWRLOCK - Regulator and Supply Lock Register
254
EMU_PWRCTRL - Power Control Register
255
EMU_DCDCCTRL - DCDC Control
256
EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register
257
EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register
259
EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register
260
EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register
261
EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register
262
EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register
263
EMU_DCDCLPCTRL - DCDC Low Power Control Register
264
EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control
265
EMU_DCDCSYNC - DCDC Read Status Register
265
EMU_VMONAVDDCTRL - VMON AVDD Channel Control
266
EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control
267
EMU_VMONDVDDCTRL - VMON DVDD Channel Control
268
EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control
269
EMU_RAM1CTRL - Memory Control Register
270
EMU_RAM2CTRL - Memory Control Register
271
EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to be Applied During EM01, this Field Is Only Relevant if LP Mode Is Used in EM01
272
EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAINSTA- TUS Unlocking Access to Peripheral
273
EMU_EM23PERNORETAINSTATUS - Status Indicating if Peripherals Were Powered down in EM23, Subsequently Locking Access to It
275
EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Powered down in EM23
277
11 CMU - Clock Management Unit
279
Introduction
279
Features
279
Functional Description
280
System Clocks
281
Oscillators
284
Configuration for Operating Frequencies
302
Energy Modes
303
Clock Output on a Pin
304
Clock Input from a Pin
304
Clock Output on PRS
304
Error Handling
304
Interrupts
304
Wake-Up
305
Protection
305
Register Map
306
Register Description
308
CMU_CTRL - CMU Control Register
308
CMU_HFRCOCTRL - HFRCO Control Register
310
CMU_AUXHFRCOCTRL - AUXHFRCO Control Register
312
CMU_LFRCOCTRL - LFRCO Control Register
313
CMU_HFXOCTRL - HFXO Control Register
315
CMU_HFXOSTARTUPCTRL - HFXO Startup Control
317
CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control
318
CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control
319
CMU_LFXOCTRL - LFXO Control Register
322
CMU_CALCTRL - Calibration Control Register
324
CMU_CALCNT - Calibration Counter Register
326
CMU_OSCENCMD - Oscillator Enable/Disable Command Register
327
CMU_CMD - Command Register
328
CMU_DBGCLKSEL - Debug Trace Clock Select
329
CMU_HFCLKSEL - High Frequency Clock Select Command Register
329
CMU_LFACLKSEL - Low Frequency a Clock Select Register
330
CMU_LFBCLKSEL - Low Frequency B Clock Select Register
330
CMU_LFECLKSEL - Low Frequency E Clock Select Register
331
CMU_STATUS - Status Register
332
CMU_HFCLKSTATUS - HFCLK Status Register
334
CMU_HFXOTRIMSTATUS - HFXO Trim Status
335
CMU_IF - Interrupt Flag Register
336
CMU_IFS - Interrupt Flag Set Register
338
CMU_IFC - Interrupt Flag Clear Register
340
CMU_IEN - Interrupt Enable Register
342
CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register
344
CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0
345
CMU_HFRADIOALTCLKEN0 - High Frequency Alternate Radio Peripheral Clock Enable Register 0
346
CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg)
346
CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg)
347
CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg)
347
CMU_HFPRESC - High Frequency Clock Prescaler Register
348
CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register
349
CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register
349
CMU_HFRADIOPRESC - High Frequency Radio Peripheral Clock Prescaler Register
350
CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register
350
CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg)
351
CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg)
352
CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg)
353
CMU_HFRADIOALTPRESC - High Frequency Alternate Radio Peripheral Clock Prescaler Register
353
CMU_SYNCBUSY - Synchronization Busy Register
354
CMU_FREEZE - Freeze Register
357
CMU_PCNTCTRL - PCNT Control Register
358
CMU_ADCCTRL - ADC Control Register
359
CMU_ROUTEPEN - I/O Routing Pin Enable Register
360
CMU_ROUTELOC0 - I/O Routing Location Register
361
CMU_ROUTELOC1 - I/O Routing Location Register
362
CMU_LOCK - Configuration Lock Register
363
12 SMU - Security Management Unit
364
Introduction
364
Features
364
Functional Description
365
PPU - Peripheral Protection Unit
365
Programming Model
366
Register Map
367
Register Description
368
SMU_IF - Interrupt Flag Register
368
SMU_IFS - Interrupt Flag Set Register
368
SMU_IFC - Interrupt Flag Clear Register
369
SMU_IEN - Interrupt Enable Register
369
SMU_PPUCTRL - PPU Control Register
370
SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0
371
SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1
373
SMU_PPUFS - PPU Fault Status
374
13 RTCC - Real Time Counter and Calendar
376
Introduction
376
Features
376
Functional Description
377
Counter
378
Capture/Compare Channels
382
Interrupts and PRS Output
384
Energy Mode Availability
385
Register Lock
385
Oscillator Failure Detection
385
Retention Registers
385
Debug Session
385
Register Map
386
Register Description
387
RTCC_CTRL - Control Register (Async Reg)
387
RTCC_PRECNT - Pre-Counter Value Register (Async Reg)
389
RTCC_CNT - Counter Value Register (Async Reg)
389
RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register
390
RTCC_TIME - Time of Day Register (Async Reg)
391
RTCC_DATE - Date Register (Async Reg)
392
RTCC_IF - RTCC Interrupt Flags
393
RTCC_IFS - Interrupt Flag Set Register
394
RTCC_IFC - Interrupt Flag Clear Register
395
RTCC_IEN - Interrupt Enable Register
396
RTCC_STATUS - Status Register
397
RTCC_CMD - Command Register
397
RTCC_SYNCBUSY - Synchronization Busy Register
397
RTCC_POWERDOWN - Retention RAM Power-Down Register (Async Reg)
398
RTCC_LOCK - Configuration Lock Register (Async Reg)
398
RTCC_EM4WUEN - Wake up Enable
399
Rtcc_Ccx_Ctrl - CC Channel Control Register (Async Reg)
400
Rtcc_Ccx_Ccv - Capture/Compare Value Register (Async Reg)
402
Rtcc_Ccx_Time - Capture/Compare Time Register (Async Reg)
403
Rtcc_Ccx_Date - Capture/Compare Date Register (Async Reg)
404
Rtcc_Retx_Reg - Retention Register
404
14 WDOG - Watchdog Timer
405
Introduction
405
Features
405
Functional Description
405
Clock Source
406
Debug Functionality
406
Energy Mode Handling
406
Register Access
406
Warning Interrupt
406
Window Interrupt
407
PRS as Watchdog Clear
408
PRS Rising Edge Monitoring
408
Register Map
409
Register Description
410
WDOG_CTRL - Control Register (Async Reg)
410
WDOG_CMD - Command Register (Async Reg)
413
WDOG_SYNCBUSY - Synchronization Busy Register
414
Wdogn_Pchx_Prsctrl - PRS Control Register (Async Reg)
415
WDOG_IF - Watchdog Interrupt Flags
416
WDOG_IFS - Interrupt Flag Set Register
417
WDOG_IFC - Interrupt Flag Clear Register
418
WDOG_IEN - Interrupt Enable Register
419
15 PRS - Peripheral Reflex System
420
Introduction
420
Features
420
Functional Description
421
Channel Functions
421
Producers
422
Consumers
423
Event on PRS
424
DMA Request on PRS
424
Example
425
Register Map
425
Register Description
426
PRS_SWPULSE - Software Pulse Register
426
PRS_SWLEVEL - Software Level Register
427
PRS_ROUTEPEN - I/O Routing Pin Enable Register
428
PRS_ROUTELOC0 - I/O Routing Location Register
429
PRS_ROUTELOC1 - I/O Routing Location Register
432
PRS_ROUTELOC2 - I/O Routing Location Register
434
PRS_CTRL - Control Register
436
PRS_DMAREQ0 - DMA Request 0 Register
437
PRS_DMAREQ1 - DMA Request 1 Register
438
PRS_PEEK - PRS Channel Values
439
Prs_Chx_Ctrl - Channel Control Register
440
16 PCNT - Pulse Counter
446
Introduction
446
Features
446
Functional Description
447
Pulse Counter Modes
447
Hysteresis
454
Auxiliary Counter
455
Triggered Compare and Clear
456
Register Access
457
Clock Sources
457
Input Filter
457
Edge Polarity
458
PRS and Pcntn_S0In,Pcntn_S1In Inputs
458
Interrupts
458
Cascading Pulse Counters
460
Register Map
461
Register Description
462
Pcntn_Ctrl - Control Register (Async Reg)
462
Pcntn_Cmd - Command Register (Async Reg)
466
Pcntn_Status - Status Register
466
Pcntn_Cnt - Counter Value Register
467
Pcntn_Top - Top Value Register
467
Pcntn_Topb - Top Value Buffer Register (Async Reg)
468
Pcntn_If - Interrupt Flag Register
468
Pcntn_Ifs - Interrupt Flag Set Register
469
Pcntn_Ifc - Interrupt Flag Clear Register
470
Pcntn_Ien - Interrupt Enable Register
471
Pcntn_Routeloc0 - I/O Routing Location Register
472
Pcntn_Freeze - Freeze Register
474
Pcntn_Syncbusy - Synchronization Busy Register
475
Pcntn_Auxcnt - Auxiliary Counter Value Register
475
Pcntn_Input - PCNT Input Register
476
Pcntn_Ovscfg - Oversampling Config Register (Async Reg)
477
17 I2C - Inter-Integrated Circuit Interface
478
Introduction
478
Features
478
Functional Description
479
I2C-Bus Overview
480
Enable and Reset
484
Safely Disabling and Changing Slave Configuration
484
Clock Generation
484
Arbitration
485
Buffers
485
Master Operation
487
Bus States
495
Slave Operation
495
Transfer Automation
499
Using 10-Bit Addresses
500
Error Handling
500
DMA Support
502
Interrupts
502
Wake-Up
502
Register Map
503
Register Description
504
I2Cn_Ctrl - Control Register
504
I2Cn_Cmd - Command Register
507
I2Cn_State - State Register
508
I2Cn_Status - Status Register
509
I2Cn_Clkdiv - Clock Division Register
510
I2Cn_Saddr - Slave Address Register
510
I2Cn_Saddrmask - Slave Address Mask Register
511
I2Cn_Rxdata - Receive Buffer Data Register (Actionable Reads)
511
I2Cn_Rxdouble - Receive Buffer Double Data Register (Actionable Reads)
512
I2Cn_Rxdatap - Receive Buffer Data Peek Register
512
I2Cn_Rxdoublep - Receive Buffer Double Data Peek Register
513
I2Cn_Txdata - Transmit Buffer Data Register
513
I2Cn_Txdouble - Transmit Buffer Double Data Register
514
I2Cn_If - Interrupt Flag Register
515
I2Cn_Ifs - Interrupt Flag Set Register
517
I2Cn_Ifc - Interrupt Flag Clear Register
519
I2Cn_Ien - Interrupt Enable Register
521
I2Cn_Routepen - I/O Routing Pin Enable Register
522
I2Cn_Routeloc0 - I/O Routing Location Register
523
18 USART - Universal Synchronous Asynchronous Receiver/Transmitter
526
Introduction
526
Features
527
Functional Description
528
Modes of Operation
529
Asynchronous Operation
529
Synchronous Operation
546
Hardware Flow Control
552
Debug Halt
552
PRS-Triggered Transmissions
552
PRS RX Input
552
PRS CLK Input
553
DMA Support
553
Timer
554
Interrupts
559
Irda Modulator/ Demodulator
560
Register Map
561
Register Description
562
Usartn_Ctrl - Control Register
562
Usartn_Frame - USART Frame Format Register
567
Usartn_Trigctrl - USART Trigger Control Register
569
Usartn_Cmd - Command Register
571
Usartn_Status - USART Status Register
572
Usartn_Clkdiv - Clock Control Register
573
Usartn_Rxdatax - RX Buffer Data Extended Register (Actionable Reads)
574
Usartn_Rxdata - RX Buffer Data Register (Actionable Reads)
574
Usartn_Rxdoublex - RX Buffer Double Data Extended Register (Actionable Reads)
575
Usartn_Rxdouble - RX FIFO Double Data Register (Actionable Reads)
576
Usartn_Rxdataxp - RX Buffer Data Extended Peek Register
576
Usartn_Rxdoublexp - RX Buffer Double Data Extended Peek Register
577
Usartn_Txdatax - TX Buffer Data Extended Register
578
Usartn_Txdata - TX Buffer Data Register
579
Usartn_Txdoublex - TX Buffer Double Data Extended Register
580
Usartn_Txdouble - TX Buffer Double Data Register
581
Usartn_If - Interrupt Flag Register
582
Usartn_Ifs - Interrupt Flag Set Register
584
Usartn_Ifc - Interrupt Flag Clear Register
586
Usartn_Ien - Interrupt Enable Register
588
Usartn_Irctrl - Irda Control Register
590
Usartn_Input - USART Input Register
592
Usartn_I2Sctrl - I2S Control Register
594
Usartn_Timing - Timing Register
596
Usartn_Ctrlx - Control Register Extended
598
Usartn_Timecmp0 - Used to Generate Interrupts and Various Delays
599
Usartn_Timecmp1 - Used to Generate Interrupts and Various Delays
601
Usartn_Timecmp2 - Used to Generate Interrupts and Various Delays
603
Usartn_Routepen - I/O Routing Pin Enable Register
605
Usartn_Routeloc0 - I/O Routing Location Register
607
Usartn_Routeloc1 - I/O Routing Location Register
612
19 LEUART - Low Energy Universal Asynchronous Receiver/Transmitter
615
Introduction
615
Features
616
Functional Description
617
Frame Format
618
Clock Source
618
Clock Generation
619
Data Transmission
619
Data Reception
621
Loopback
624
Half Duplex Communication
624
Transmission Delay
625
PRS RX Input
626
DMA Support
626
Pulse Generator/ Pulse Extender
627
Register Access
627
Register Map
628
Register Description
629
Leuartn_Ctrl - Control Register (Async Reg)
629
Leuartn_Cmd - Command Register (Async Reg)
632
Leuartn_Status - Status Register
633
Leuartn_Clkdiv - Clock Control Register (Async Reg)
634
Leuartn_Startframe - Start Frame Register (Async Reg)
634
Leuartn_Sigframe - Signal Frame Register (Async Reg)
635
Leuartn_Rxdatax - Receive Buffer Data Extended Register (Actionable Reads)
635
Leuartn_Rxdata - Receive Buffer Data Register (Actionable Reads)
636
Leuartn_Rxdataxp - Receive Buffer Data Extended Peek Register
636
Leuartn_Txdatax - Transmit Buffer Data Extended Register (Async Reg)
637
Leuartn_Txdata - Transmit Buffer Data Register (Async Reg)
638
Leuartn_If - Interrupt Flag Register
639
Leuartn_Ifs - Interrupt Flag Set Register
640
Leuartn_Ifc - Interrupt Flag Clear Register
641
Leuartn_Ien - Interrupt Enable Register
642
Leuartn_Pulsectrl - Pulse Control Register (Async Reg)
643
Leuartn_Freeze - Freeze Register
644
Leuartn_Syncbusy - Synchronization Busy Register
645
Leuartn_Routepen - I/O Routing Pin Enable Register
646
Leuartn_Routeloc0 - I/O Routing Location Register
647
Leuartn_Input - LEUART Input Register
650
20 TIMER/WTIMER - Timer/Counter
651
Introduction
651
Features
652
Functional Description
653
Counter Modes
653
Compare/Capture Channels
659
Dead-Time Insertion Unit
669
Debug Mode
673
Interrupts, DMA and PRS Output
673
GPIO Input/Output
673
Register Map
674
Register Description
675
Timern_Ctrl - Control Register
675
Timern_Cmd - Command Register
678
Timern_Status - Status Register
679
Timern_If - Interrupt Flag Register
682
Timern_Ifs - Interrupt Flag Set Register
683
Timern_Ifc - Interrupt Flag Clear Register
684
Timern_Ien - Interrupt Enable Register
686
Timern_Top - Counter Top Value Register
687
Timern_Topb - Counter Top Value Buffer Register
687
Timern_Cnt - Counter Value Register
688
Timern_Lock - TIMER Configuration Lock Register
688
Timern_Routepen - I/O Routing Pin Enable Register
689
Timern_Routeloc0 - I/O Routing Location Register
690
Timern_Routeloc2 - I/O Routing Location Register
695
Timern_Ccx_Ctrl - CC Channel Control Register
699
Timern_Ccx_Ccv - CC Channel Value Register (Actionable Reads)
702
Timern_Ccx_Ccvp - CC Channel Value Peek Register
702
Timern_Ccx_Ccvb - CC Channel Buffer Register
703
Timern_Dtctrl - DTI Control Register
704
Timern_Dttime - DTI Time Control Register
706
Timern_Dtfc - DTI Fault Configuration Register
708
Timern_Dtogen - DTI Output Generation Enable Register
710
Timern_Dtfault - DTI Fault Register
711
Timern_Dtfaultc - DTI Fault Clear Register
712
Timern_Dtlock - DTI Configuration Lock Register
713
21 LETIMER - Low Energy Timer
714
Introduction
714
Features
714
Functional Description
715
Timer
715
Compare Registers
715
Top Value
716
Underflow Output Action
722
PRS Output
724
Examples
724
Register Access
727
Register Map
728
Register Description
729
Letimern_Ctrl - Control Register (Async Reg)
729
Letimern_Cmd - Command Register
731
Letimern_Status - Status Register
731
Letimern_Cnt - Counter Value Register
732
Letimern_Comp0 - Compare Value Register 0 (Async Reg)
732
Letimern_Comp1 - Compare Value Register 1 (Async Reg)
733
Letimern_Rep0 - Repeat Counter Register 0 (Async Reg)
733
Letimern_Rep1 - Repeat Counter Register 1 (Async Reg)
734
Letimern_If - Interrupt Flag Register
734
Letimern_Ifs - Interrupt Flag Set Register
735
Letimern_Ifc - Interrupt Flag Clear Register
736
Letimern_Ien - Interrupt Enable Register
737
Letimern_Syncbusy - Synchronization Busy Register
737
Letimern_Routepen - I/O Routing Pin Enable Register
738
Letimern_Routeloc0 - I/O Routing Location Register
739
Letimern_Prssel - PRS Input Select Register
742
22 CRYOTIMER - Ultra Low Energy Timer/Counter
745
Introduction
745
Features
745
Functional Description
745
Block Diagram
746
Operation
747
Debug Mode
747
Energy Mode Availability
747
Register Map
748
Register Description
749
CRYOTIMER_CTRL - Control Register
749
CRYOTIMER_PERIODSEL - Interrupt Duration
750
CRYOTIMER_CNT - Counter Value
751
CRYOTIMER_EM4WUEN - Wake up Enable
751
CRYOTIMER_IF - Interrupt Flag Register
752
CRYOTIMER_IFS - Interrupt Flag Set Register
752
CRYOTIMER_IFC - Interrupt Flag Clear Register
753
CRYOTIMER_IEN - Interrupt Enable Register
753
23 VDAC - Digital to Analog Converter
754
Introduction
754
Features
755
Functional Description
755
Power Supply
756
I/O Pin Considerations
756
Enabling and Disabling a Channel
756
Conversions
757
Reference Selection
757
Warmup Time and Initial Conversion
758
Analog Output
758
Output Mode
758
Async Mode
759
Refresh Timer
759
Clock Prescaling
759
High Speed
759
Sine Generation Mode
760
PRS Outputs
761
Warmup Mode
762
Register Map
763
Register Description
764
Vdacn_Status - Status Register
767
Vdacn_Ch0Ctrl - Channel 0 Control Register
769
Vdacn_Ch1Ctrl - Channel 1 Control Register
771
Vdacn_Cmd - Command Register
773
Vdacn_If - Interrupt Flag Register
774
Vdacn_Ifs - Interrupt Flag Set Register
776
Vdacn_Ifc - Interrupt Flag Clear Register
778
Vdacn_Ien - Interrupt Enable Register
780
Vdacn_Ch0Data - Channel 0 Data Register
781
Vdacn_Ch1Data - Channel 1 Data Register
782
Vdacn_Cal - Calibration Register
783
Vdacn_Opax_Aportreq - Operational Amplifier APORT Request Status Register
784
23.5.15 Vdacn_Opax_Aportconflict - Operational Amplifier APORT Conflict Status Register
785
Vdacn_Opax_Ctrl - Operational Amplifier Control Register
786
Vdacn_Opax_Timer - Operational Amplifier Timer Control Register
789
Vdacn_Opax_Mux - Operational Amplifier Mux Configuration Register
790
Vdacn_Opax_Out - Operational Amplifier Output Configuration Register
793
Vdacn_Opax_Cal - Operational Amplifier Calibration Register
795
24 OPAMP - Operational Amplifier
797
Functional Description
798
Opamp Configuration
799
Interrupts and PRS Output
803
Opamp VDAC Combination
810
Register Map
811
25 ACMP - Analog Comparator
812
Features
813
Functional Description
814
Warm-Up Time
815
Hysteresis
816
Input Pin Considerations
817
Capacitive Sense Mode
818
Interrupts and PRS Output
820
External Override Interface
821
Register Description
822
Acmpn_Inputsel - Input Selection Register
825
Acmpn_Status - Status Register
830
Acmpn_If - Interrupt Flag Register
831
Acmpn_Ifc - Interrupt Flag Clear Register
832
Acmpn_Ien - Interrupt Enable Register
833
Acmpn_Aportreq - APORT Request Status Register
834
Acmpn_Aportconflict - APORT Conflict Status Register
835
Acmpn_Hysteresis0 - Hysteresis 0 Register
837
Acmpn_Hysteresis1 - Hysteresis 1 Register
838
Acmpn_Routepen - I/O Routing Pine Enable Register
839
Acmpn_Routeloc0 - I/O Routing Location Register
840
Acmpn_Extifctrl - External Override Interface Control
842
26 ADC - Analog to Digital Converter
844
Features
845
Functional Description
846
Clock Selection
847
Conversions
848
Warm-Up Time
850
Power Supply
851
Input Selection
852
Reference Selection and Input Range Definition
856
Programming of Bias Current
860
Interrupts, PRS Output
867
EM2 Deep Sleep or EM3 Stop Operation
868
ASYNC ADC_CLK Usage Restrictions and Benefits
869
ADC Programming Model
870
Register Map
871
Register Description
872
Adcn_Cmd - Command Register
875
Adcn_Status - Status Register
876
Adcn_Singlectrl - Single Channel Control Register
878
Adcn_Singlectrlx - Single Channel Control Register Continued
883
Adcn_Scanctrl - Scan Control Register
886
Adcn_Scanctrlx - Scan Control Register Continued
889
Adcn_Scanmask - Scan Sequence Input Mask Register
892
Adcn_Scaninputsel - Input Selection Register for Scan Mode
894
Adcn_Scannegsel - Negative Input Select Register for Scan
897
Adcn_Cmpthr - Compare Threshold Register
899
Eration
900
Adcn_Cal - Calibration Register
901
Adcn_If - Interrupt Flag Register
903
Adcn_Ifs - Interrupt Flag Set Register
905
Adcn_Ifc - Interrupt Flag Clear Register
907
Adcn_Ien - Interrupt Enable Register
909
Adcn_Singledata - Single Conversion Result Data (Actionable Reads)
910
Adcn_Singledatap - Single Conversion Result Data Peek Register
911
Adcn_Scandataxp - Scan Sequence Result Data + Data Source Peek Register
912
Adcn_Aportreq - APORT Request Status Register
913
Adcn_Aportconflict - APORT Conflict Status Register
914
Adcn_Singlefifocount - Single FIFO Count Register
915
Adcn_Singlefifoclear - Single FIFO Clear Register
916
Adcn_Aportmasterdis - APORT Bus Master Disable Register
917
27 IDAC - Current Digital to Analog Converter
920
Functional Description
921
Output Control
922
PRS Triggered Charge Injection
923
Register Description
924
IDAC_CURPROG - Current Programming Register
926
IDAC_DUTYCONFIG - Duty Cycle Configuration Register
927
IDAC_IF - Interrupt Flag Register
928
IDAC_IFC - Interrupt Flag Clear Register
929
IDAC_APORTREQ - APORT Request Status Register
930
28 LESENSE - Low Energy Sensor Interface
931
Features
932
Channel Configuration
933
Scan Sequence
934
Sensor Timing
935
Sensor Interaction
937
Sensor Sampling
938
Sensor Evaluation
939
Decoder
941
Measurement Results
944
VDAC Interface
945
ADC Interface
946
Register Map
952
Register Description
954
LESENSE_TIMCTRL - Timing Control Register (Async Reg)
957
LESENSE_PERCTRL - Peripheral Control Register (Async Reg)
959
LESENSE_DECCTRL - Decoder Control Register (Async Reg)
962
LESENSE_BIASCTRL - Bias Control Register (Async Reg)
965
LESENSE_PRSCTRL - PRS Control Register (Async Reg)
966
LESENSE_CMD - Command Register
967
LESENSE_SCANRES - Scan Result Register (Async Reg)
968
LESENSE_STATUS - Status Register (Async Reg)
969
LESENSE_PTR - Result Buffer Pointers (Async Reg)
970
LESENSE_CURCH - Current Channel Index (Async Reg)
971
LESENSE_SENSORSTATE - Decoder Input Register (Async Reg)
972
LESENSE_IDLECONF - GPIO Idle Phase Configuration (Async Reg)
973
LESENSE_ALTEXCONF - Alternative Excite Pin Configuration (Async Reg)
977
LESENSE_IF - Interrupt Flag Register
980
LESENSE_IFS - Interrupt Flag Set Register
982
LESENSE_IFC - Interrupt Flag Clear Register
984
LESENSE_IEN - Interrupt Enable Register
986
LESENSE_SYNCBUSY - Synchronization Busy Register
987
LESENSE_ROUTEPEN - I/O Routing Register (Async Reg)
988
Lesense_Stx_Tconfa - State Transition Configuration a (Async Reg)
990
Lesense_Stx_Tconfb - State Transition Configuration B (Async Reg)
992
Lesense_Bufx_Data - Scan Results (Async Reg)
993
Lesense_Chx_Timing - Scan Configuration (Async Reg)
994
Lesense_Chx_Interact - Scan Configuration (Async Reg)
995
Lesense_Chx_Eval - Scan Configuration (Async Reg)
997
29 GPCRC - General Purpose Cyclic Redundancy Check
999
Functional Description
1000
Polynomial Specification
1001
Byte-Level Bit Reversal and Byte Reordering
1002
Register Map
1004
Register Description
1005
GPCRC_CMD - Command Register
1006
GPCRC_POLY - CRC Polynomial Value
1007
GPCRC_INPUTDATAHWORD - Input 16-Bit Data Register
1008
GPCRC_DATA - CRC Data Register
1009
GPCRC_DATABYTEREV - CRC Data Byte Reverse Register
1010
30 TRNG - True Random Number Generator
1011
Functional Description
1012
Data Format - Byte Ordering
1013
Register Map
1015
Register Description
1016
Trngn_Fifolevel - FIFO Level Register (Actionable Reads)
1018
Trngn_Key0 - Key Register 0
1019
Trngn_Key2 - Key Register 2
1020
Trngn_Testdata - Test Data Register
1021
Trngn_Status - Status Register
1022
Trngn_Initwaitval - Initial Wait Counter
1023
31 CRYPTO - Crypto Accelerator
1024
Features
1025
Functional Description
1026
Data and Key Registers
1027
Instructions and Execution
1029
Repeated Sequence
1034
GCM and GMAC
1038
BUFC Data Transfer
1040
Debugging
1041
Register Map
1044
Register Description
1046
CRYPTO_WAC - Wide Arithmetic Configuration
1049
CRYPTO_CMD - Command Register
1051
CRYPTO_STATUS - Status Register
1056
CRYPTO_DSTATUS - Data Status Register
1057
CRYPTO_CSTATUS - Control Status Register
1058
CRYPTO_KEY - KEY Register Access (no Bit Access) (Actionable Reads)
1059
CRYPTO_KEYBUF - KEY Buffer Register Access (no Bit Access) (Actionable Reads)
1060
CRYPTO_SEQCTRL - Sequence Control
1061
CRYPTO_SEQCTRLB - Sequence Control B
1062
CRYPTO_IF - AES Interrupt Flags
1063
CRYPTO_IFS - Interrupt Flag Set Register
1064
CRYPTO_IFC - Interrupt Flag Clear Register
1065
CRYPTO_IEN - Interrupt Enable Register
1066
CRYPTO_SEQ1 - Sequence Register 1
1067
CRYPTO_SEQ3 - Sequence Register 3
1068
CRYPTO_DATA0 - DATA0 Register Access (no Bit Access) (Actionable Reads)
1069
CRYPTO_DATA2 - DATA2 Register Access (no Bit Access) (Actionable Reads)
1070
31.6.24 CRYPTO_DATA0XOR - DATA0XOR Register Access (no Bit Access) (Actionable Reads
1071
CRYPTO_DATA0BYTE12 - DATA0 Register Byte 12 Access (no Bit Access)
1073
CRYPTO_DATA0BYTE14 - DATA0 Register Byte 14 Access (no Bit Access)
1074
CRYPTO_DDATA0 - DDATA0 Register Access (no Bit Access) (Actionable Reads)
1075
CRYPTO_DDATA2 - DDATA2 Register Access (no Bit Access) (Actionable Reads)
1076
CRYPTO_DDATA4 - DDATA4 Register Access (no Bit Access) (Actionable Reads)
1077
CRYPTO_DDATA0BYTE32 - DDATA0 Register Byte 32 Access (no Bit Access)
1079
CRYPTO_QDATA1 - QDATA1 Register Access (no Bit Access) (Actionable Reads)
1080
32 GPIO - General Purpose Input/Output
1082
Features
1083
Functional Description
1084
Pin Configuration
1085
EM4 Wake-Up
1088
Alternate Functions
1089
Output to PRS
1091
Register Map
1092
Register Description
1094
Gpio_Px_Model - Port Pin Mode Low Register
1096
Gpio_Px_Modeh - Port Pin Mode High Register
1101
Gpio_Px_Dout - Port Data out Register
1106
Gpio_Px_Din - Port Data in Register
1107
Gpio_Px_Ovtdis - over Voltage Disable for All Modes
1108
GPIO_EXTIPSELL - External Interrupt Port Select Low Register
1109
GPIO_EXTIPSELH - External Interrupt Port Select High Register
1112
GPIO_EXTIPINSELL - External Interrupt Pin Select Low Register
1115
GPIO_EXTIPINSELH - External Interrupt Pin Select High Register
1118
GPIO_EXTIRISE - External Interrupt Rising Edge Trigger Register
1120
GPIO_EXTIFALL - External Interrupt Falling Edge Trigger Register
1121
GPIO_EXTILEVEL - External Interrupt Level Register
1122
GPIO_IF - Interrupt Flag Register
1123
GPIO_IFC - Interrupt Flag Clear Register
1124
GPIO_EM4WUEN - EM4 Wake up Enable Register
1125
GPIO_ROUTEPEN - I/O Routing Pin Enable Register
1126
GPIO_ROUTELOC0 - I/O Routing Location Register
1127
GPIO_LOCK - Configuration Lock Register
1128
33 APORT - Analog Port
1129
Functional Description
1130
APORT ABUS Naming
1131
Managing Abuses
1134
34 Revision History
1136
Appendix 1. Abbreviations
1137
Advertisement
Advertisement
Related Products
Silicon Laboratories EFR32xG21 Wireless Gecko
Silicon Laboratories Alcom EFR32xG24
Silicon Laboratories EFR32MG1
Silicon Laboratories EFR32MG1P732
Silicon Laboratories UG264: EFR32FG12
Silicon Laboratories EFR32xG22E
Silicon Laboratories EFR32xG22
Silicon Laboratories EFR32xG21B
Silicon Laboratories EFR32xG26
Silicon Laboratories EFR32FG1
Silicon Laboratories Categories
Motherboard
Microcontrollers
Computer Hardware
Control Unit
Adapter
More Silicon Laboratories Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL