Table of Contents
Advertisement
MB86R02 'Jade-D' Hardware Manual V1.64
*1: The board must be designed to ensure that the high-impedance bus does not leave the logic state of the final
driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive
load listed.
Figure 34-36 MediaLB Timing
Figure 34-37 MediaLB Pulse Width Variation Timing
34-43
Advertisement
Table of Contents
