Fujitsu MB86R02 Jade-D Hardware Manual page 753

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Simultaneous transfer mode
Transfer setting
Operation
Simultaneous
transfer
TXDIS = 0
RXDIS = 0
27-26
Master mode (MSMD = 1)
Start
Free-running mode (FRUN =
1):
Status of Start = 1, TXENB = 1, and
RXENB = 1:
The same operation as
transmission only mode.
Status of Start = 1, TXENB = 0, and
RXENB = 1:
The same operation as reception
only mode.
Status of Start = 1, TXENB = 1, and
RXENB = 1:
Frame synchronous signal is
output from the state that
transmission FIFO is not empty
and reception FIFO is not full.
Then output frame synchronous
signal with the frame rate defined
by the register setting; at the
same time, output empty frame if
reception FIFO is empty.
Empty frame's serial data is able to
be set to "0" or "1" at the register
setting. Every time frame
synchronous signal is output,
receive frame.
Burst mode (FRUN = 0):
Status of Start = 1, TXENB = 1, and
RXENB = 0:
The same operation as
transmission only mode.
Status of Start = 1, TXENB = 0, and
RXENB = 1:
The same operation as reception
only mode.
Status of Start = 1, TXENB = 1, and
RXENB = 1:
Frame synchronous signal is
output from the state that
transmission FIFO is not empty
and reception FIFO is not full.
After completion of 1 frame output or
at idle state,
always confirm
transmission/reception FIFO status.
If transmission FIFO is not empty
and reception FIFO is not full, output
frame synchronous signal to perform
frame transmission/reception.
Slave mode (MSMD = 0)
Free-running mode (FRUN =
1):
Status of Start = 1, TXENB = 1, and
RXENB = 0:
The same operation as
transmission only mode.
Status of Start = 1, TXENB = 0, and
RXENB = 1:
The same operation as reception
only mode.
Status of Start = 1, TXENB = 1, and
RXENB = 1:
Frame synchronous signal is input
with the frame rate defined by the
register setting; at the same time,
output empty frame if transmission
FIFO is empty. Its serial data is
able to be set to "0" or "1" at the
register setting. Every time frame
synchronous signal is input, receive
frame.
Burst mode (FRUN = 0):
Every time frame synchronous signal
is input with start bit is "1",
transmission and reception for 1
frame is performed. When the signal
is input, output empty frame if
transmission FIFO is empty.

Advertisement

Table of Contents
loading

Table of Contents