Configuration Of Arm926Ej-S And Etm - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64

4.4 Configuration of ARM926EJ-S and ETM

The instruction and data cache are both 16KB in size. The ITCM and DTCM blocks are also 16KB in
size.
The embedded ETM9CS Single unit can be used for real-time tracing.
Four ETMCS Single TRACEPKT ports are represented by 4 bits in the MB86R02 'Jade-D' register
interface.
For detailed specifications of the ARM926EJ-S and ETM9CS Single modules, please refer to the
documentation homepage of ARM Ltd. Various key reference documents are listed below for this
purpose:
ARM926EJ-S
ARM926EJ-S Product Overview
ARM926EJ-S(r0p4/r0p5) Technical Reference Manual (DDI0198D)
ARM9EJ-S Revision r1p2 Technical Reference Manual m,(DDI0222B)
ARM926EJ-S Product Overview (DVI0035B)
The URL of the material published is as follows.
http://www.arm.com/documentation/ARMProcessor_Cores/index.html
ETM9CS Single relation
CoreSight ETM9 r0p0 Technical Reference Manual (DDI0315A)
ETM9 Revision r2p2 Technical Reference Manual (DDI0157F)
Embedded Trace Macrocell Architecture Specification (IHI0014N)
CoreSight System Design Guide (DGI0012A)
The URL of the material published is as follows.
http://www.arm.com/documentation/Trace_Debug/index.html
4-2

Advertisement

Table of Contents
loading

Table of Contents