Fujitsu MB86R02 Jade-D Hardware Manual page 641

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
BaseAddress + 0
Register address
:
BaseAddress + FF
Bit number
31
Field name
SSQCNTS_OUT
R/W
RW
Reset value
X
Sequencer position definitions, only 32 bit word access is supported
Bit 31
SSQCNTS_OUT
Output value, when position is reached
Bit 30 - 16
SSQCNTS_SEQX
X scan position
Bit 15
Reserved
Do not modify
Bit 14 - 0
SSQCNTS_SEQY
Y scan position
DIR_SWreset
Register address
BaseAddress + 400
Bit number
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Field name
R/W
Reset value
TCON Software Reset
Bit
SWReset
0
Software reset: write 0b=no effect, 1b=activate Reset, SW reset is deasserted by internal logic), read: 0b: reset not active 1b: reset active
(that means no last pixel of video frame was input to TCON since last activation of sw-reset)
DIR_SPG0PosOn
Register address
BaseAddress + 404
Bit number
31
Field name
SPGPSON_TOGGLE0
R/W
RW
Reset value
0
H
Sync pulse generator 0, 'Switch on' position
Bit 31
SPGPSON_TOGGLE0
Toggle enable: 0b=disable, 1b=enable
Bit 30 - 16
SPGPSON_X0
X scan position
Bit 15
Reserved
Do not modify
Bit 14 - 0
SPGPSON_Y0
Y scan position
DIR_SPG0MaskOn
Register address
BaseAddress + 408
Bit number
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Field name
R/W
Reset value
Bit 30 - 0
SPGMKON0
Mask bits: 0b=include bit in position matching, 1b= do not include this bit in position matching
DIR_SPG0PosOff
Register address
BaseAddress + 40C
Bit number
31
Field name
SPGPSOFF_TOGGLE0
R/W
RW
Reset value
0
Sync pulse generator 0, 'Switch off' position
Bit 31
SPGPSOFF_TOGGLE0
Toggle enable: 0b=disable, 1b=enable
Bit 30 - 16
SPGPSOFF_X0
X scan position
Bit 15
Reserved
Do not modify
H
H
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
SSQCNTS_SEQX
RW
H
H
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
SPGPSON_X0
H
H
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
SPGPSOFF_X0
H
15
Reserved
RW
X
X
Reserved
RW
0
H
SPGMKON0
RW
0
H
Reserved
RW
0
H
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SSQCNTS_SEQY
RW
X
SWReset
15
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SPGPSON_Y0
RW
RW
0
0
H
H
15
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SPGPSOFF_Y0
RW
RW
0
0
H
H
0
RW
1
H
22-7

Advertisement

Table of Contents
loading

Table of Contents