Global Address; Register Summary - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
21.4.2

Global Address

For module base address refer to inter-module specification or global address map of the respective
LSI.
21.4.3

Register Summary

Address
Base address +
0
H
Base address +
4
H
Base address +
MaskHorizontalUpperLeft
8
H
Base address +
MaskHorizontalLowerRight
C
H
Base address +
MaskVerticalUpperLeft
10
H
Base address +
MaskVerticalLowerRight
14
H
Base address +
HorizontalUpperLeftW0
18
H
Base address +
HorizontalLowerRightW0
1C
H
Base address +
20
H
Base address +
VerticalLowerRightW0
24
H
Base address +
28
H
Base address +
2C
H
Base address +
30
H
Base address +
34
H
Base address +
38
H
Base address +
3C
H
Base address +
40
H
Base address +
44
H
Base address +
48
H
Base address +
4C
H
Base address +
50
H
Base address +
54
H
Base address +
58
H
Base address +
5C
H
Register Name
SigSWreset
SigCtrl
VerticalUpperLeftW0
SignAReferenceRW0
SignAReferenceGW0
SignAReferenceBW0
SignBReferenceRW0
SignBReferenceGW0
SignBReferenceBW0
ThrBRW0
ThrBGW0
ThrBBW0
ErrorThreshold
CtrlCfgW0
TriggerW0
IENW0
InterruptStatusW0
Description
SIG-modul SW reset
SIG-modul general config register
Mask coordinates
Mask coordinates
Mask coordinates
Mask coordinates
Evaluation Window HorizontalUpperLeft
Evaluation Window HorizontalLowerRight
Evaluation Window VerticalUpperLeft
Evaluation Window VerticalLowerRight
Signature A Reference value channel R
Signature A Reference value channel G
Signature A Reference value channel B
Signature B Reference value channel R
Signature B Reference value channel G
Signature B Reference value channel B
Threshold Signature B
Threshold Signature B
Threshold Signature B
Error Counter Threshold
Control/Configuration register for evaluation
window
Trigger register
Interrupt Enable Register
Interrupt status register
21-4

Advertisement

Table of Contents
loading

Table of Contents