Fujitsu MB86R02 Jade-D Hardware Manual page 50

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Pin multiplex mode #1
MPX_MODE_1[1:0] = >
Functional Group ->
Pin Name:
VINFID0
VIN0_4
VIN0_5
VIN0_6
VIN0_7
VIN0_0
Pin multiplex mode #2
{CMPX_MODE_9[1:0],
CMPX_MODE_2[1:0],
MPX_MODE_5[1]}
Functional Group ->
Pin Name:
UART_SIN0
UART_SOUT0
UART_XCTS0
UART_XRTS0
1-26
First MUX Function
"00"
CAP0,1 ITU
st
1
Function:
VINFID0
VIN0_4
VIN0_5
VIN0_6
VIN0_7
VIN0_0
VIN0_1
VIN0_2
VIN0_3
CCLK0
VINHSYNC0
VINVSYNC0
CCLK1
VIN1_6
VIN1_7
VIN1_4
VIN1_5
VINFID1
VIN1_0
VIN1_1
VIN1_2
VIN1_3
VINVSYNC1
VINHSYNC1
First MUX
Second MUX
Function
Function
{"00",
{"01",
"XX",
"0X",
"0"}
"0"}
UART0
GPIO[15:12]
st
nd
1
Function:
2
Function:
UART_SIN0
GPIO_PD_12
UART_SOUT0
GPIO_PD_13
UART_XCTS0
GPIO_PD_14
UART_XRTS0
GPIO_PD_15
Second MUX Function
"01"
CAP0,1 RGB
nd
2
Function:
GI1_3
RI1_4
RI1_5
RI1_6
RI1_7
GI1_6
GI1_7
RI1_2
RI1_3
CCLK0
GI1_4
GI1_5
CCLK1
BI1_7
GI1_2
BI1_5
BI1_6
VINFID1
CONST0
BI1_2
BI1_3
BI1_4
VINVSYNC1
VINHSYNC1
Third MUX
Function
{"10",
"XX",
"0"}
UART0, UART3
rd
3
Function:
UART_SIN0
UART_SOUT0
UART_SIN3
UART_SOUT3
Third MUX Function
"10"
MEMC 32bit Ext.
rd
3
Function:
MEM_ED_31
MEM_ED_30
MEM_ED_29
MEM_ED_28
MEM_ED_27
MEM_ED_26
MEM_ED_25
MEM_ED_24
MEM_ED_23
CCLK0
MEM_ED_22
MEM_ED_21
CCLK1
MEM_ED_20
MEM_ED_19
MEM_ED_18
MEM_ED_17
MEM_ED_16
MEM_XWR_3
MEM_XWR_2
DREQ_7
XDACK_7
XDACK_6
DREQ_6
Fourth MUX Function
{"XX",
"XX",
"1"}
MEMC NAND Flash
th
4
Function:
MNREX
MNWEX
MNCLE
MNALE

Advertisement

Table of Contents
loading

Table of Contents