Fujitsu MB86R02 Jade-D Hardware Manual page 56

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
CAP0
VINVSYNC0
CAP0
VIN0_3
CAP1
CCLK1
CAP1
VIN1_7
CAP1
VINFID1
CAP1
VIN1_6
CAP1
VIN1_3
CAP1
VIN1_5
CAP1
VIN1_4
CAP1
VIN1_2
CAP1
VIN1_1
CAP1
VINHSYNC1
CAP1
VIN1_0
CAP1
VINVSYNC1
DDR2
DDRTYPE
DDR2
MCKE_START
DDR2
IDLLRST
DDR2
MA_13
DDR2
MA_8
DDR2
MA_9
DDR2
MA_12
DDR2
MA_4
DDR2
ODTCONT
DDR2
MA_11
DDR2
MA_6
DDR2
MA_7
DDR2
MA_0
DDR2
MA_5
DDR2
MA_3
DDR2
MA_2
DDR2
MA_10
DDR2
MA_1
DDR2
MCS
DDR2
MWE
DDR2
MBA_0
DDR2
MBA_1
DDR2
MCAS
DDR2
MRAS
DDR2
MCKE
DDR2
MDQ_3
DDR2
MDQ_5
DDR2
MDQ_2
DDR2
MDQ_4
DDR2
MDQSN_0
1-32
D
AD3
I
Video Capture 0 Vertical Synchronization
D
AC4
I
Video Capture Data Input 0 bit 3
AF2
D
I
Video Capture 1 Clock
D
AE3
I
Video Capture Data Input 1 bit 7
D
AD4
I
Video input 1 field identification signal
D
AF3
I
Video Capture Data Input 1 bit 6
D
AC5
I
Video Capture Data Input 1 bit 3
AE4
D
I
Video Capture Data Input 1 bit 5
D
AF4
I
Video Capture Data Input 1 bit 4
AD5
D
I
Video Capture Data Input 1 bit 2
D
AE5
I
Video Capture Data Input 1 bit 1
AC6
D
I
Video Capture 1 Horizontal Synchronization
D
AF5
I
Video Capture Data Input 1 bit 0
D
AD6
I
Video Capture 1 Vertical Synchronization
D
AF15
I
D
AE22
I
AD22
D
I
Test pin, pull down to VSS through high resistance
AE23
D
O
Memory Address
AF23
D
O
Memory Address
O
AD23
D
Memory Address
O
AF24
D
Memory Address
AE24
D
O
Memory Address
AC22
D
O
On-Die termination control
AE25
D
O
Memory Address
O
AD24
D
Memory Address
O
AE26
D
Memory Address
O
AC23
D
Memory Address
O
AD25
D
Memory Address
AD26
D
O
Memory Address
O
AC24
D
Memory Address
AC25
D
O
Memory Address
O
AC26
D
Memory Address
D
AB23
O
Memory Chip Select
AB24
D
O
Memory Write Enable
D
AB25
O
Memory Bank Address
AB26
D
O
Memory Bank Address
D
AA23
O
Memory Column Address Strobe
D
AA24
O
Memory Row Address Strobe
D
AA25
O
Memory Clock Enable
D
Y23
IO
Memory Data
Y24
D
IO
Memory Data
D
Y25
IO
Memory Data
W23
D
IO
Memory Data
D
Y26
IO
Memory Data Strobe
HiZ
PD
HiZ
PD *
HiZ
PD *
HiZ
PD
HiZ
PD
HiZ
PD
1) HiZ 2) HiZ
PD
3) L
HiZ
PD
HiZ
PD
HiZ
PD
1) HiZ 2) HiZ
PD
3) H
-
PD *
1) HiZ 2) HiZ
PD
3) H
1) HiZ 2) HiZ
PD
3) L
-
-
-
-
-
ST
H
-
H
-
H
-
H
-
H
-
L
H
-
H
-
H
-
H
-
H
-
H
-
H
-
H
-
H
-
L
-
H
-
H
-
H
-
H
-
H
-
L
-
H
-
H
-
H
-
H
-
HiZ
-

Advertisement

Table of Contents
loading

Table of Contents