Fujitsu MB86R02 Jade-D Hardware Manual page 795

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Bit 4: LRB (LAST Received Bit)
This bit is to store the 9th bit of the data indicating acknowledge (ACK)/negative acknowledge
(NACK).
LRB
0
Acknowledge (ACK) is detected
1
Negative acknowledge (NACK) is detected
This bit is cleared on start condition detection or stop condition detection.
Bit 3: TRX (Transfer/Receive)
This bit is to indicate transmission/reception state of data transfer.
TRX
0
Reception state
1
Transmission state
Bit 2: AAS (Address As Slave)
This is the addressing detection bit.
AAS
0
Addressing is not performed by slave
1
Addressing is performed by slave
This is cleared on start condition detection or stop condition detection.
Bit 1: GCA (General Call Address)
This is general call address (00h) detecting bit.
GCA
0
General call address is not received at slave
1
General call address is received at slave
This bit is cleared on start condition detection or stop condition detection.
Bit 0: FBT (First Byte Transfer)
This is the first byte detection bit.
FBT
0
Reception data is not first byte
1
Reception data is the first byte (address data)
Although this is set to "1" on start condition detection, it is cleared if "0" is written to the INT bit and
addressing is not performed by the slave.
29-8
State
State
State
State
State

Advertisement

Table of Contents
loading

Table of Contents