Line Status - Fujitsu MB86R02 Jade-D Hardware Manual

Graphics controller

Hide thumbs Also See for MB86R02 Jade-D:

Table of Contents

MB86R02 'Jade-D' Hardware Manual V1.64

28.7.6 Line status

THRE flag and TEMT flag

Operation example of THRE flag and TEMT flag of bit 5 and 6 in the Line status register (LSR) is

shown in Figure 28-7.

Tr ansm i ssi on buf f er

Tr ansm i ssi on

Figure 28-7 Example of operation of THRE flag and TEMT flag

THRE flag = "1" indicates that there is no data in the Transmission FIFO buffer register, and

transmission character is able to be written.

TEMT flag becomes "1" when there is no data in the register and Transmission shift register in the

transmission control part.

Both flags become "0" at writing "0" to transmission FIFO buffer.

M ar k st at e