Fujitsu MB86R02 Jade-D Hardware Manual page 483

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
CBOA (video Capture Buffer Origin Address)
Register address
Bit number
Bit field name
R/W
Initial value
This register specifies the starting (origin) address of the video capture buffer.
CBLA (video Capture Buffer Limit Address)
Register address
Bit number
Bit field name
R/W
Initial value
This register specifies the end (limit) address of the video capture buffer.
CBLA must be larger than CBOA.
CaptureBaseAddress + 14h
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
CaptureBaseAddress + 18h
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
CBOA
R/W
Don't care
CBLA
R/W
Don't care
9
8
7
6
5
4
3
2
1
R0
0
9
8
7
6
5
4
3
2
1
R0
0
18-125
0
0

Advertisement

Table of Contents
loading

Table of Contents